Skip to content

[sw,multitop] Port rstmgr_sw_req_test to devicetables #6073

[sw,multitop] Port rstmgr_sw_req_test to devicetables

[sw,multitop] Port rstmgr_sw_req_test to devicetables #6073

Triggered via pull request February 14, 2025 17:42
Status Success
Total duration 8h 55m 46s
Artifacts 31

ci.yml

on: pull_request
Earl Grey for CW310  /  Build bitstream
1h 5m
Earl Grey for CW310 / Build bitstream
Earl Grey for CW340  /  Build bitstream
2m 38s
Earl Grey for CW340 / Build bitstream
Earl Grey for CW310 Hyperdebug  /  Build bitstream
2m 26s
Earl Grey for CW310 Hyperdebug / Build bitstream
Lint (slow)
11m 8s
Lint (slow)
Build documentation
4m 51s
Build documentation
Airgapped build
10m 19s
Airgapped build
Verible lint
1m 7s
Verible lint
Run OTBN smoke Test
2m 45s
Run OTBN smoke Test
Run OTBN crypto tests
3m 1s
Run OTBN crypto tests
Verilated English Breakfast
3m 17s
Verilated English Breakfast
Verilated Earl Grey
3m 34s
Verilated Earl Grey
CW305's Bitstream
2m 22s
CW305's Bitstream
Build Docker Containers
2m 18s
Build Docker Containers
Build and test software
16m 25s
Build and test software
Build and test Darjeeling software
3m 48s
Build and test Darjeeling software
QEMU smoketest
2m 11s
QEMU smoketest
CW310 Test ROM Tests  /  FPGA test
3m 23s
CW310 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
39m 1s
CW310 ROM Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
1m 59s
CW340 Test ROM Tests / FPGA test
CW340 ROM Tests  /  FPGA test
43s
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
2m 21s
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
3m 13s
CW340 SiVal Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
2m 17s
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
2m 35s
CW340 Manufacturing Tests / FPGA test
Hyper310 ROM_EXT Tests  /  FPGA test
2m 20s
Hyper310 ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
3m 7s
CW310 SiVal Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
4m 54s
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
2m 32s
CW310 Manufacturing Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
21s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

9 errors
Verilated English Breakfast
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Some target names have banned characters.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.38 MB
execute_manuf_fpga_tests_cw310-targets
623 Bytes
execute_manuf_fpga_tests_cw310-test-results
59.7 KB
execute_manuf_fpga_tests_cw340-targets
594 Bytes
execute_manuf_fpga_tests_cw340-test-results
57.8 KB
execute_rom_ext_fpga_tests_cw310-targets
598 Bytes
execute_rom_ext_fpga_tests_cw310-test-results
31.4 KB
execute_rom_ext_fpga_tests_cw340-targets
427 Bytes
execute_rom_ext_fpga_tests_cw340-test-results
6.96 KB
execute_rom_fpga_tests_cw310-targets
1.73 KB
execute_rom_fpga_tests_cw310-test-results
45.7 KB
execute_rom_fpga_tests_cw340-targets
162 Bytes
execute_rom_fpga_tests_cw340-test-results
201 Bytes
execute_sival_fpga_tests_cw310-targets
784 Bytes
execute_sival_fpga_tests_cw310-test-results
38.1 KB
execute_sival_fpga_tests_cw340-targets
507 Bytes
execute_sival_fpga_tests_cw340-test-results
41 KB
execute_sival_rom_ext_fpga_tests_cw310-targets
2.27 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results
187 KB
execute_sival_rom_ext_fpga_tests_cw340-targets
449 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results
19.9 KB
execute_test_rom_fpga_tests_cw310-targets
326 Bytes
execute_test_rom_fpga_tests_cw310-test-results
3.23 KB
execute_test_rom_fpga_tests_cw340-targets
258 Bytes
execute_test_rom_fpga_tests_cw340-test-results
45.3 KB
partial-build-bin-chip_earlgrey_cw310
6.02 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
5.97 MB
partial-build-bin-chip_earlgrey_cw340
10.1 MB
sw_build_test-test-results
74.1 KB
verilated_englishbreakfast
7.05 MB
verilator_earlgrey-test-results
8.87 KB