Skip to content

[tlul,rtl] Rewrite definition of wr_attr_error #5880

[tlul,rtl] Rewrite definition of wr_attr_error

[tlul,rtl] Rewrite definition of wr_attr_error #5880

Triggered via pull request February 12, 2025 12:22
Status Success
Total duration 2h 19m 41s
Artifacts 31

ci.yml

on: pull_request
Earl Grey for CW310 Hyperdebug  /  Build bitstream
1h 8m
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW310  /  Build bitstream
1h 9m
Earl Grey for CW310 / Build bitstream
Earl Grey for CW340  /  Build bitstream
1h 29m
Earl Grey for CW340 / Build bitstream
Lint (slow)
11m 15s
Lint (slow)
Build documentation
4m 48s
Build documentation
Airgapped build
16m 51s
Airgapped build
Verible lint
6m 56s
Verible lint
Run OTBN smoke Test
3m 26s
Run OTBN smoke Test
Run OTBN crypto tests
2m 41s
Run OTBN crypto tests
Verilated English Breakfast
7m 23s
Verilated English Breakfast
Verilated Earl Grey
1h 14m
Verilated Earl Grey
CW305's Bitstream
24m 44s
CW305's Bitstream
Build Docker Containers
2m 24s
Build Docker Containers
Build and test software
18m 14s
Build and test software
Build and test Darjeeling software
3m 47s
Build and test Darjeeling software
QEMU smoketest
2m 5s
QEMU smoketest
Hyper310 ROM_EXT Tests  /  FPGA test
14m 20s
Hyper310 ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
26m 27s
CW310 SiVal Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
35m 31s
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
29m 34s
CW310 Manufacturing Tests / FPGA test
CW310 Test ROM Tests  /  FPGA test
3m 24s
CW310 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
39m 10s
CW310 ROM Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
3m 36s
CW340 Test ROM Tests / FPGA test
CW340 ROM Tests  /  FPGA test
48s
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
5m 16s
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
17m 10s
CW340 SiVal Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
4m 9s
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
40m 57s
CW340 Manufacturing Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
24s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

9 errors
Verilated English Breakfast
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Some target names have banned characters.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.39 MB
execute_manuf_fpga_tests_cw310-targets
623 Bytes
execute_manuf_fpga_tests_cw310-test-results
60.2 KB
execute_manuf_fpga_tests_cw340-targets
594 Bytes
execute_manuf_fpga_tests_cw340-test-results
55.9 KB
execute_rom_ext_fpga_tests_cw310-targets
598 Bytes
execute_rom_ext_fpga_tests_cw310-test-results
31.4 KB
execute_rom_ext_fpga_tests_cw340-targets
427 Bytes
execute_rom_ext_fpga_tests_cw340-test-results
7.05 KB
execute_rom_fpga_tests_cw310-targets
1.73 KB
execute_rom_fpga_tests_cw310-test-results
45.9 KB
execute_rom_fpga_tests_cw340-targets
162 Bytes
execute_rom_fpga_tests_cw340-test-results
201 Bytes
execute_sival_fpga_tests_cw310-targets
784 Bytes
execute_sival_fpga_tests_cw310-test-results
37.3 KB
execute_sival_fpga_tests_cw340-targets
507 Bytes
execute_sival_fpga_tests_cw340-test-results
40.4 KB
execute_sival_rom_ext_fpga_tests_cw310-targets
2.27 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results
188 KB
execute_sival_rom_ext_fpga_tests_cw340-targets
449 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results
19.6 KB
execute_test_rom_fpga_tests_cw310-targets
326 Bytes
execute_test_rom_fpga_tests_cw310-test-results
3.26 KB
execute_test_rom_fpga_tests_cw340-targets
258 Bytes
execute_test_rom_fpga_tests_cw340-test-results
44.3 KB
partial-build-bin-chip_earlgrey_cw310
6.02 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
5.97 MB
partial-build-bin-chip_earlgrey_cw340
9.9 MB
sw_build_test-test-results
73.1 KB
verilated_englishbreakfast
7.03 MB
verilator_earlgrey-test-results
9.33 KB