Skip to content

[hmac,dv] Adjust stress_all parameters #5799

[hmac,dv] Adjust stress_all parameters

[hmac,dv] Adjust stress_all parameters #5799

Triggered via pull request February 11, 2025 14:24
Status Success
Total duration 1h 51m 14s
Artifacts 31

ci.yml

on: pull_request
Earl Grey for CW310 Hyperdebug  /  Build bitstream
1h 6m
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW310  /  Build bitstream
2m 40s
Earl Grey for CW310 / Build bitstream
Earl Grey for CW340  /  Build bitstream
2m 26s
Earl Grey for CW340 / Build bitstream
Lint (slow)
11m 15s
Lint (slow)
Build documentation
5m 15s
Build documentation
Airgapped build
14m 9s
Airgapped build
Verible lint
1m 7s
Verible lint
Run OTBN smoke Test
2m 46s
Run OTBN smoke Test
Run OTBN crypto tests
3m 1s
Run OTBN crypto tests
Verilated English Breakfast
7m 42s
Verilated English Breakfast
Verilated Earl Grey
1h 14m
Verilated Earl Grey
CW305's Bitstream
2m 38s
CW305's Bitstream
Build Docker Containers
2m 20s
Build Docker Containers
Build and test software
15m 43s
Build and test software
Build and test Darjeeling software
3m 28s
Build and test Darjeeling software
QEMU smoketest
2m 2s
QEMU smoketest
Hyper310 ROM_EXT Tests  /  FPGA test
12m 28s
Hyper310 ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
23m 45s
CW310 SiVal Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
30m 11s
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
28m 55s
CW310 Manufacturing Tests / FPGA test
CW310 Test ROM Tests  /  FPGA test
1m 53s
CW310 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
2m 3s
CW310 ROM Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
3m 6s
CW340 Test ROM Tests / FPGA test
CW340 ROM Tests  /  FPGA test
1m 5s
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
3m 8s
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
2m 10s
CW340 SiVal Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
2m 32s
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
4m 1s
CW340 Manufacturing Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
21s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

9 errors
Verilated English Breakfast
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Some target names have banned characters.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.39 MB
execute_manuf_fpga_tests_cw310-targets
623 Bytes
execute_manuf_fpga_tests_cw310-test-results
61.1 KB
execute_manuf_fpga_tests_cw340-targets
594 Bytes
execute_manuf_fpga_tests_cw340-test-results
56.9 KB
execute_rom_ext_fpga_tests_cw310-targets
598 Bytes
execute_rom_ext_fpga_tests_cw310-test-results
31.5 KB
execute_rom_ext_fpga_tests_cw340-targets
427 Bytes
execute_rom_ext_fpga_tests_cw340-test-results
7.05 KB
execute_rom_fpga_tests_cw310-targets
1.73 KB
execute_rom_fpga_tests_cw310-test-results
46.4 KB
execute_rom_fpga_tests_cw340-targets
162 Bytes
execute_rom_fpga_tests_cw340-test-results
201 Bytes
execute_sival_fpga_tests_cw310-targets
784 Bytes
execute_sival_fpga_tests_cw310-test-results
37.8 KB
execute_sival_fpga_tests_cw340-targets
507 Bytes
execute_sival_fpga_tests_cw340-test-results
40.3 KB
execute_sival_rom_ext_fpga_tests_cw310-targets
2.27 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results
187 KB
execute_sival_rom_ext_fpga_tests_cw340-targets
449 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results
20.1 KB
execute_test_rom_fpga_tests_cw310-targets
326 Bytes
execute_test_rom_fpga_tests_cw310-test-results
3.23 KB
execute_test_rom_fpga_tests_cw340-targets
258 Bytes
execute_test_rom_fpga_tests_cw340-test-results
45.3 KB
partial-build-bin-chip_earlgrey_cw310
6.02 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
5.97 MB
partial-build-bin-chip_earlgrey_cw340
9.9 MB
sw_build_test-test-results
73.1 KB
verilated_englishbreakfast
7.03 MB
verilator_earlgrey-test-results
9.04 KB