Skip to content
/ greg Public

Simple assembler for the Pierogi RISC architecture

License

Notifications You must be signed in to change notification settings

katepavlu/greg

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

74 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

greg

The quick and dirty assembler

GitHub Release GitHub Actions Workflow Status GitHub Actions Workflow Status

This was created as part of a university module project, implementing a custom RISC processor.

Documention of the architecture and compiler capabilities can be found here

API documentation is available here