Skip to content
This repository has been archived by the owner on May 23, 2024. It is now read-only.
/ ONIX Public archive

ONI-compatible hardware, firmware, and host APIs for advanced neuroscience experiments.

License

Notifications You must be signed in to change notification settings

jonnew/ONIX

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

NOTE: This repository has been split into individual onix-<project> repos that are hosted on the open-ephys github account. This repo has been archived.

ONIX is a collection of ONI-compatible hardware and API for serialized, very-high channel count, closed-loop electrophysiology. It is an evolution of the first-generation hardware and software introduced in Open Ephys project and involves many of the same developers. The firmware and API are general purpose -- they can be used to acquire from and control custom headstages with arbitrary arrangements of sensors and actuators (e.g. cameras, bioamplifier chips, LED drivers, etc.) and are not limited to the hardware in this repository.

Documentation : https://open-ephys.github.io/onix-docs/index.html

Citing this work:

  1. Citing the paper
  • TODO
  1. Citing the repository itself
  • DOI

Features

  • Follows the ONI-specification for serialization protocols, host communication protocols, device drivers, and host API

  • Firmware and API permit acquisition and control of arbitrary arrangements of sensors and actuators:

    • Headstages
    • Miniscopes
    • Photometry systems
    • Etc.
  • Submillisecond round-trip communication from brain, through host PC's main memory, and back again.

  • Headstages:

    • 64-, 128-, 256-channels of electrophysiology
    • Optogenetic stimulation
    • Electrical stimulation
    • 3D-pose measurement
    • Data, user control, and power via a tiny coaxial cable
    • Wireless communication
  • Low-level API implementation

  • High-level API language bindings and existing integration with Open Ephys GUI and Bonsai.

  • Quality documentation and easy routes to purchasing assembled devices.

Software

  1. API: https://github.com/jonnew/liboni
  2. Bonsai package: coming soon
  3. Open Ephys GUI plugin: coming soon

Hardware

64 Channel electrode interface board. Designed for small rodent tetrode electrophysiology. Works with headstage-64.

128 Channel electrode interface board. Designed for large rodent tetrode electrophysiology. Works with headstage-256.

256 Channel electrode interface board. Designed for large rodent tetrode electrophysiology. Works with headstage-256.

Serialized, multifunction headstage for small rodents. Supports 64 channels. Designed to interface with eib-64.

Serialized, multifunction headstage for large rodents. Supports both 128 or 256 channels. Designed to interface with eib-128 or eib-256

Base board for facilitating PCIe communication, via FMC compatiable and PCIe-capable FPGA based board (e.g. Numato Lab Nereid. This board plugs into the FMC connector on the base board. It provides communication with one headstage and lots of other analog and digital IO.

Passive breakout board for acquiring and generating analog signals through BNC, SMA, ribbon, or straight wire connections. Plugs into fmc-host using a 26-pin shrunk delta ribbon cable.

Adapter to interface eib-64 with the popular nanoZ electrode impedance tester and plating device.

Multiplexed adapter to interface eib-128 and eib-256 with the popular nanoZ electrode impedance tester and plating device.

Test board for headstage-64. Allows injecting simulated biopotentials into headstage modules via a selectable passive attenuator. Provides LEDs and simulated electrical loads for optical and electrical stimulation.

Test board for headstage, and headstage-256 modules. Allows injecting simulated biopotentials into headstage modules via a selectable passive attenuator. Provides LEDs and simulated electrical loads for optical and electrical stimulation.

JTAG breakout for the Intel USB Blaster 2 used to program the headstages' MAX10 FPGA.