RISC-V Unicycle

Unicycle processor implementation based on the RISC-V architecture. The project was developed in VHDL using Quartus II and ModelSim.

Final project for the course of Computer Organization and Architecture (Organização e Arquitetura de Computadores), lectured in the semester 1/2019 for the Computer Science degree.