Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[GSoC] Updated Verilog Generation in LDO Generator #224

Merged
merged 6 commits into from
Aug 8, 2023
Merged

[GSoC] Updated Verilog Generation in LDO Generator #224

merged 6 commits into from
Aug 8, 2023

Conversation

harshkhandeparkar
Copy link
Collaborator

Related to #211 #212

Changes

  • Updated the ldo-gen generator to use the new common Verilog generation module.
  • Updated the Verilog to use the Mako syntax (as in temp-sense-gen).
  • Removed unused Python code and simplified existing Verilog generation code.

@harshkhandeparkar harshkhandeparkar mentioned this pull request Aug 3, 2023
Open
11 tasks
@msaligane msaligane merged commit cdcd24f into idea-fasoc:main Aug 8, 2023
8 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@msaligane msaligane msaligane approved these changes

@lulu9312 lulu9312 Awaiting requested review from lulu9312

@saicharan0112 saicharan0112 Awaiting requested review from saicharan0112

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@harshkhandeparkar @msaligane