Small 5-stage RV32I core to gain familiarity with RISC-V and the FPGA design process.
Tested using a prime number sieve written in C, located in tests.
-
Notifications
You must be signed in to change notification settings - Fork 0
guillermofbriceno/riscv-zedern
About
A RISCV test implementation targetted at the iCE40 HX8K FPGA
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published