-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
- Loading branch information
1 parent
df3ff00
commit 9138368
Showing
1 changed file
with
9 additions
and
4 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
|
@@ -12,11 +12,16 @@ | |
如果有什麼建議或是我寫什麼寫錯的地方歡迎提出到 [issue 頁面](https://github.com/flotisable/Articles/issues) 或是寄郵件到我的電子信箱 [email protected]。 | ||
以上。 | ||
## 目前文章列表 | ||
- git 簡介 [pdf](https://github.com/flotisable/Articles/files/2260281/gitBrief.pdf) | ||
- git 簡介 GUI 版 [pdf](https://github.com/flotisable/Articles/files/2260282/gitBriefGui.pdf) | ||
- 關於 verilog 設計的電路 [pdf](https://github.com/flotisable/Articles/files/2290061/verilogCircuitDesign.pdf) | ||
- git 簡介 | ||
[pdf](https://github.com/flotisable/Articles/files/2260281/gitBrief.pdf) | ||
- git 簡介 GUI 版 | ||
[pdf](https://github.com/flotisable/Articles/files/2260282/gitBriefGui.pdf) | ||
- 關於 verilog 設計的電路 | ||
[pdf](https://github.com/flotisable/Articles/files/2290061/verilogCircuitDesign.pdf) | ||
- 我所知道的 EDA | ||
- 想來紀錄自己用過的 IDE 與文字編輯器 | ||
- makefile 簡介 [pdf](https://github.com/flotisable/Articles/files/2858550/makeBrief.pdf) | ||
- makefile 簡介 | ||
[pdf](https://github.com/flotisable/Articles/files/2858550/makeBrief.pdf) | ||
- emacs 簡介 | ||
## 作者 | ||
flotisable [email protected] |