Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Enable RoCC instructions after context switches #3

Open
wants to merge 1 commit into
base: firesim-v57
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 3 additions & 0 deletions arch/riscv/include/asm/switch_to.h
Original file line number Diff line number Diff line change
Expand Up @@ -42,6 +42,9 @@ static inline void fstate_restore(struct task_struct *task,
__fstate_restore(task);
__fstate_clean(regs);
}
#ifdef CONFIG_RISCV_ROCC
regs->status |= SR_XS_INITIAL;
#endif
}

static inline void __switch_to_aux(struct task_struct *prev,
Expand Down
6 changes: 3 additions & 3 deletions arch/riscv/kernel/process.c
Original file line number Diff line number Diff line change
Expand Up @@ -68,9 +68,6 @@ void start_thread(struct pt_regs *regs, unsigned long pc,
unsigned long sp)
{
regs->status = SR_PIE;
#ifdef CONFIG_RISCV_ROCC
regs->status |= SR_XS_INITIAL;
#endif
if (has_fpu) {
regs->status |= SR_FS_INITIAL;
/*
Expand All @@ -79,6 +76,9 @@ void start_thread(struct pt_regs *regs, unsigned long pc,
*/
fstate_restore(current, regs);
}
#ifdef CONFIG_RISCV_ROCC
regs->status |= SR_XS_INITIAL;
#endif
regs->epc = pc;
regs->sp = sp;
set_fs(USER_DS);
Expand Down