Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix "TclStackFree: incorrect freePtr. Call out of sequence?" bug #51

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Fix "TclStackFree: incorrect freePtr. Call out of sequence?" bug #51

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions hdk/cl/developer_designs/cl_firesim/build/scripts/synth_cl_firesim.tcl
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -116,6 +116,8 @@ set_property PROCESSING_ORDER EARLY [get_files cl_clocks_aws.xdc]
puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Start design synthesis.";

update_compile_order -fileset sources_1
# Fix "TclStackFree: incorrect freePtr. Call out of sequence?" bug - https://support.xilinx.com/s/article/55687?language=en_US
set_param synth.elaboration.rodinMoreOptions {set rt::extractNetlistGenomes false}
puts "\nRunning synth_design for $CL_MODULE $CL_DIR/build/scripts \[[clock format [clock seconds] -format {%a %b %d %H:%M:%S %Y}]\]"
eval [concat synth_design -top $CL_MODULE -verilog_define XSDB_SLV_DIS $VDEFINES -part [DEVICE_TYPE] -mode out_of_context $synth_options -directive $synth_directive]

Expand Down