GitHub - emrii/verilog-file-parser: This automated script will parse through a verilog file RTL code and identify the module, its ports and parametrs. The path to the file should be given as an arguement on the command line, the result will be stored in a new file named 'LOG<name_of

emrii / verilog-file-parser Public

Notifications You must be signed in to change notification settings
Fork 0
Star 2

This automated script will parse through a verilog file RTL code and identify the module, its ports and parametrs. The path to the file should be given as an arguement on the command line, the result will be stored in a new file named 'LOG<name_of_module>.text'

2 stars 0 forks Branches Tags Activity

Star

Notifications

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 9 Commits
README.txt		README.txt
verilogFileParser.py		verilogFileParser.py

Repository files navigation

Access Verilog design files, parse through it to identify the input output ports and the paarmeters being used in the module.

Give the command as
python3 verilogFileParser.py <nameOfVerilogFile> 

1. Takes Verilog File to be parsed as a command line arguement
2. Generates a list of Module name, Ports and Parameters of the design
3. Writes the results to a text file named LOG<ModuleName>.txt

FUTURE IMPROVEMENTS
 Currently it is assumed that prevalent verilog coding style is used in the file

 Next target is to make it possible to derive the same results when following style of declaartion is used in RTL code:
     	   input x, y, z;