Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

SystemVerilog: $typename should return byte, int, shortint, etc. #978

Merged
merged 1 commit into from
Feb 9, 2025

Conversation

kroening
Copy link
Member

@kroening kroening commented Feb 8, 2025

When given byte, int, shortint, int, longint, $typename needs to return that instead of the expansion.

When given byte, int, shortint, int, longint, $typename needs to return that
instead of the expansion.
@kroening kroening marked this pull request as ready for review February 8, 2025 18:17
@tautschnig tautschnig merged commit a038c3c into main Feb 9, 2025
9 checks passed
@tautschnig tautschnig deleted the typename-fix branch February 9, 2025 07:38
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants