Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

SystemVerilog: create identifier expressions in scanner #953

Draft
wants to merge 1 commit into
base: main
Choose a base branch
from

SystemVerilog: create identifier expressions in scanner

9e467b2
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Draft

SystemVerilog: create identifier expressions in scanner #953

SystemVerilog: create identifier expressions in scanner
9e467b2
Select commit
Loading
Failed to load commit list.
check-clang-format
succeeded Jan 29, 2025 in 1m 22s