Syntactic checks

SystemVerilog: align assertion-related rules with 1800-2017 #1025

Sign in to view logs

Triggered via pull request July 13, 2024 14:23

kroening

opened #595

assertion_item

Status Success

Total duration 1m 19s

Artifacts –

syntax-checks.yaml

on: pull_request

check-clang-format