Skip to content

Commit

Permalink
Fixed a few typos ("the the")
Browse files Browse the repository at this point in the history
  • Loading branch information
cramsay authored and leonschoorl committed Jul 6, 2018
1 parent e5b0a4d commit ed1496d
Show file tree
Hide file tree
Showing 3 changed files with 4 additions and 4 deletions.
2 changes: 1 addition & 1 deletion src/Clash/Sized/RTree.hs
Original file line number Diff line number Diff line change
Expand Up @@ -280,7 +280,7 @@ instance (KnownNat d, Undefined a) => Undefined (RTree d a) where
--
-- In order to accommodate the type of our 'Clash.Class.Num.plus', where the
-- result is larger than the arguments, we must use a dependently typed fold in
-- the the form of 'dtfold':
-- the form of 'dtfold':
--
-- @
-- {\-\# LANGUAGE UndecidableInstances \#-\}
Expand Down
2 changes: 1 addition & 1 deletion src/Clash/Sized/Vector.hs
Original file line number Diff line number Diff line change
Expand Up @@ -1795,7 +1795,7 @@ dfold _ f z xs = go (snatProxy (asNatProxy xs)) xs
--
-- In order to accommodate the type of our 'Clash.Class.Num.plus', where the
-- result is larger than the arguments, we must use a dependently typed fold in
-- the the form of 'dtfold':
-- the form of 'dtfold':
--
-- @
-- {\-\# LANGUAGE UndecidableInstances \#-\}
Expand Down
4 changes: 2 additions & 2 deletions src/Clash/Tutorial.hs
Original file line number Diff line number Diff line change
Expand Up @@ -607,7 +607,7 @@ We can see that for the first 4 samples, everything is working as expected,
after which warnings are being reported. The reason is that 'stimuliGenerator'
will keep on producing the last sample, (4,4), while the 'outputVerifier' will
keep on expecting the last sample, 14. In the VHDL testbench these errors won't
show, as the the global clock will be stopped after 4 ticks.
show, as the global clock will be stopped after 4 ticks.
You should now again run @:vhdl@ in the interpreter; this time the compiler
will take a bit longer to generate all the circuits. Inside the @.\/vhdl\/MAC@
Expand Down Expand Up @@ -1452,7 +1452,7 @@ What is /not/ possible is:
cnt = 'Clash.Explicit.Signal.register' clk rst 0 (cnt + 1)
@
As it is not possible to convert the the individual bits to a 'Clock'.
As it is not possible to convert the individual bits to a 'Clock'.
However! What is possible is to do the following:
Expand Down

0 comments on commit ed1496d

Please sign in to comment.