Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

SV seed randomization #170

Open
wants to merge 26 commits into
base: main
Choose a base branch
from
Open

SV seed randomization #170

wants to merge 26 commits into from

Conversation

IstvanZsSzekely
Copy link
Contributor

PR Description

Added seed change option at block design creation when specific seeds need to be tested.
Simulation seed status is printed at start the start of the simulation. This is always printed, logger verbosity is set to NONE.
Side effect: logger verbosity is always set at the very beginning of the simulation, before the simulation status is printed.

To be reviewed after #165

PR Type

  • Bug fix (change that fixes an issue)
  • New feature (change that adds new functionality)
  • New test (change that adds new test program and/or testbench)
  • Breaking change (has dependencies in other repositories/testbenches)
  • Documentation (change that adds or modifies documentation)

PR Checklist

  • I have followed the code style guidelines
  • I have performed a self-review of changes
  • I have ran all testbenches affected by this PR
  • I have commented my code, at least hard-to-understand parts
  • I have signed off all commits from this PR
  • I have updated the documentation (wiki pages, ReadMe files, Copyright etc)
  • I have not introduced new Warnings/Errors on compilation/elaboration/simulation
  • I have set the verbosity level to none for the test program

@IstvanZsSzekely
infrastructure refactorization
f1e88cc 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
infrastructure refactorization: Fixes
e0e4835 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
infrastructure refactorization: Refactoring
836fbe3 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
infrastructure refactorization: Generalized scoreboard
c99cfd7 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
infrastructure refactorization: Updated DMA loopback project
a463503 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
infrastructure refactorization: Fixed address value in DMA loopback f…
fb7eadf 
…or DDR

Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
infrastructure refactorization: Updated IP level testbenches
5ee6bb3 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
infrastructure refactorization: IP level updates
29b8873 
- Fixed SPI engine environment
- Updated environment creation and macros

Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
infrastructure refactorization: Updated Project level testbenches
53c1327 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
infrastructure refactorization: Updates and fixes
d2aa755 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
ad7616: Fixes
1670e8e 
- Fixed the serial test
- Parallel data acquisition test still failing

Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
dma_flock: Fixed testbench after rebase
269401b 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
adi_datatypes: Added FIFO and LIFO class implementation
41dfa6f 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
infrastructure refactorization: Minor fixes
2991e44 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
util_axis_fifo_asym: Initial testbench commit
1fe651d 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
util_axis_fifo_asym: Updated after rebase
fc60809 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
util_axis_fifo_asym: Updates and fixes
2693a75 
- Extended the ADI agent with additional functions
- Fixes issues with the AXIS VIP sequencer
- Updated the testbench

Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
util_axis_fifo_asym: Updated waveform configuration
98691b5 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
util_axis_fifo: Initial testbench commit
2f11dc9 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
util_axis_fifo: Updated ADI AXI and AXIS agents
76665e5 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
util_axis_fifo: Fixed ADI AXI agent run call
30018ba 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
General updates:
8ee0dee 
- Added/Updated licensce headers
- Updated testbench depndencies
- Updated class hierarchy

Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
SPI VIP update
a5337ee 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
General updates: Updated VIP clocking and reset calls
a888f41 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
general: Change while(1) calls to forever
46b53bb 
Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely
Randomization: Added seed change option at block design creation and …
9a5492f 
…simulation seed status at start

Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
@IstvanZsSzekely IstvanZsSzekely added the enhancement New feature or request label Feb 11, 2025
@IstvanZsSzekely IstvanZsSzekely self-assigned this Feb 11, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees

@IstvanZsSzekely IstvanZsSzekely

Labels
enhancement New feature or request
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@IstvanZsSzekely