Skip to content

Issues: YosysHQ/prjtrellis

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

33 Open 38 Closed
33 Open 38 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

ecppll random (uninitialised?) values in output
#242 opened Nov 8, 2024 by BrettRD
AES bitstream encryption
#241 opened Jun 24, 2024 by Aurelio92
2
LUT6 instantiation support?
#240 opened Feb 21, 2024 by peepo
1
Configuring IOs with input as LVDS and outputs as single-ended
#237 opened Dec 26, 2023 by tomverbeure
Suspected wrong pin wire connection.
#235 opened Oct 11, 2023 by trharoldsen
Should docs/conf.py mentions of Symbiflow be updated to YosysHQ?
#231 opened Aug 25, 2023 by DanielG
Please tag prjtrellis-db releases
#226 opened Jun 20, 2023 by DanielG
Please clarify licensing of timing/resource/nescore.v
#225 opened Jun 13, 2023 by DanielG
3
TRELLIS_SLICE unsupported error
#199 opened Sep 25, 2022 by ECP5-PCIe
2
docs: Switch to MyST from recommonmark
#190 opened May 31, 2022 by polyzen
Segfault importing pytrellis.so on Apple M1
#185 opened Mar 9, 2022 by ccattuto
5
ecpmulti for um-85k
#180 opened Dec 9, 2021 by emard
ecp5_evn example doesn't work
#179 opened Oct 13, 2021 by podhrmic
2
LVDS25E on top and bottom banks of ECP5
#164 opened Mar 19, 2021 by anuejn
Add a "flash" target to ECP5 EVN makefiles
#162 opened Feb 4, 2021 by shreekumar3d
1
RFE: JTAGG cell that's compatible with the Lattice Diamond version
#161 opened Feb 1, 2021 by tomverbeure
PLL generated with --highres option results in multiply driven net error
#160 opened Jan 20, 2021 by tomverbeure
4
Support for more DSP modes
#152 opened Nov 16, 2020 by gregdavill
1
Kindly list the ubuntu packages to build this
#149 opened Oct 5, 2020 by tommythorn
2
Add option in ecppll to generate VHDL
#140 opened May 23, 2020 by kost
Missing pins on LFE5UM5G-45F CABGA381
#138 opened Apr 30, 2020 by xobs
4
I think multiplier inference is working in prjtrellis and yosys master
#131 opened Mar 27, 2020 by minecraft2048
Document JTAG Commands
#126 opened Mar 9, 2020 by cr1901
PyTrellis.cpp crashes c++: internal compiler error: Killed (program cc1plus) - Out of memory
#122 opened Mar 3, 2020 by gojimmypi
Wrong ref to tile_html.py in docs
#99 opened Sep 23, 2019 by DurandA
ProTip! Follow long discussions with comments:>50.