Skip to content

Pull requests: Xilinx/mlir-aie

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Sort

Pull requests list

Updated relu to use new template.
#2149 opened Mar 21, 2025 by jackl-xilinx Draft
Add npu.load_pdi to aiex
#2147 opened Mar 21, 2025 by fifield Draft
[WIP] Implicit link
#2142 opened Mar 19, 2025 by pvasireddy-amd Draft
[WIP] experiment, please ignore
#1795 opened Sep 25, 2024 by AndraBisca Draft
[aievec] Make transpose lowering more progressive
#1574 opened Jun 20, 2024 by jsetoain Loading…
PTQ with ResNet conv2x layers
#1433 opened Apr 27, 2024 by singagan Loading…
Change offset, len syntax in dma_bd
#1137 opened Mar 19, 2024 by makslevental Loading…
Add NpuSyncOp generation to AIEDmaToNpu
#1114 opened Mar 8, 2024 by AndraBisca Loading…
Cleanup calls to dyn_cast
#980 opened Feb 6, 2024 by AndraBisca Draft
Edge detect
#952 opened Jan 23, 2024 by stephenneuendorffer Loading…
Pathfinder packets
#493 opened May 13, 2023 by searsm8 Loading…
ProTip! Type g i on any issue or pull request to go back to the issue listing page.