Skip to content

Pull requests: Xilinx/llvm-aie

New pull request New
51 Open 286 Closed
51 Open 286 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[AIEX] Combine G_SHUFFLE_VECTOR to COPY
#346 opened Feb 11, 2025 by katerynamuts Loading…
18
[AIE2/2P] Fix DONE latency at region end.
#345 opened Feb 7, 2025 by SagarMaheshwari99 Loading…
6
[AIE2P] Instruction select G_TRUNC for vector operands
#341 opened Feb 6, 2025 by niwinanto Loading…
32
Register re-allocation tweaks
#340 opened Feb 6, 2025 by gbossu Loading…
46
[AIE2P] Improve RegbankSelect handling for load/store offset and post-increment addressing modes
#337 opened Feb 6, 2025 by abnikant Loading…
50
ci: remove volume mount in container
#335 opened Feb 4, 2025 by philippjh Loading…
ci: investigate use of self-hosted runner
#329 opened Feb 3, 2025 by philippjh • Draft
[AIE2P] Refactor register bank selection
#325 opened Jan 31, 2025 by niwinanto Loading…
10
[AIE2P] Fix align requirement for wide vector load/store and split 32 aligned load/store instead of scalarizing them
#321 opened Jan 30, 2025 by khallouh Loading…
10
[AIEX] AIEClusterBaseAddress: re-order G_PTR_ADD to maximise address chaining
#306 opened Jan 23, 2025 by gbossu • Draft
Improvements in resource conflict detection related to slots
#305 opened Jan 23, 2025 by martien-de-jong • Draft
Stuckmann.multi.slot.pseudos
#304 opened Jan 23, 2025 by F-Stuckmann Loading…
73
Reclaim size regression for aligning fallthrough-only blocks
#303 opened Jan 23, 2025 by abhinay-anubola • Draft
2
[AMD] avoid using upstream ci container
#276 opened Jan 17, 2025 by stephenneuendorffer Loading…
[AIE] Legalize G_AND for <8 x s64> vector.
#262 opened Jan 15, 2025 by SagarMaheshwari99 Loading…
6
Combine vextract and vbroadcast into VEXTBCST
#257 opened Jan 13, 2025 by abhinay-anubola Loading…
3
[AIE] Solve it. Work In Progress adding a solver-based postpipeliner
#255 opened Jan 10, 2025 by martien-de-jong • Draft
[AIE NFC] Postpipeliner cleanups and refactorings
#253 opened Jan 8, 2025 by martien-de-jong Loading…
15
[AIEX] Schedule SWP epilogue with "free" instructions
#247 opened Dec 10, 2024 by andcarminati Loading…
155
Rename GPR Register in innermost loop body
#245 opened Nov 26, 2024 by F-Stuckmann • Draft
27
Add support for bfloat in VInsert PreLegalizerCombiner
#243 opened Nov 21, 2024 by abhinay-anubola Loading…
23
[AIE2] Fix memory access cycle for TM instructions
#240 opened Nov 20, 2024 by katerynamuts • Draft
5
Support for allowing direct VEXTRACT to 20-bit registers
#233 opened Nov 8, 2024 by abhinay-anubola Loading…
61
[AIEX] Ignore bank conflict if in the next cycle we cannot schedule the instruction.
#229 opened Nov 1, 2024 by krishnamtibrewala • Draft
11
[AIEX] Use delayed MOV when possible
#223 opened Oct 24, 2024 by krishnamtibrewala • Draft
ProTip! Updated in the last three days: updated:>2025-02-09.