Skip to content

Commit

Permalink
feat: update project tt_um_asheldon44_dsm_decimation_filter from ashe…
Browse files Browse the repository at this point in the history 
…ldon44/tt09-delta-sigma-decimation-filter

Commit: e7d8059b6dcc26ca9880927a08bdb6c7215958aa
Workflow: https://github.com/asheldon44/tt09-delta-sigma-decimation-filter/actions/runs/11700997090
  • Loading branch information
@TinyTapeoutBot @urish
TinyTapeoutBot authored and urish committed Nov 6, 2024
1 parent 1ea2099 commit d4a198a
Show file tree
Hide file tree
Showing 7 changed files with 5,870 additions and 4,285 deletions.
4 changes: 2 additions & 2 deletions projects/tt_um_asheldon44_dsm_decimation_filter/commit_id.json
View file
Original file line number Diff line number Diff line change
@@ -1,8 +1,8 @@
{
"app": "Tiny Tapeout tt09 a48b1c74",
"repo": "https://github.com/asheldon44/tt09-delta-sigma-decimation-filter",
"commit": "c9f4849140ff8374c0e187582438a2437a48e636",
"workflow_url": "https://github.com/asheldon44/tt09-delta-sigma-decimation-filter/actions/runs/11694044740",
"commit": "e7d8059b6dcc26ca9880927a08bdb6c7215958aa",
"workflow_url": "https://github.com/asheldon44/tt09-delta-sigma-decimation-filter/actions/runs/11700997090",
"sort_id": 1730850205418,
"openlane_version": "OpenLane2 2.1.9",
"pdk_version": "open_pdks bdc9412b3e468c102d01b7cf6337be06ec6e9c9a"
Expand Down
8 changes: 4 additions & 4 deletions projects/tt_um_asheldon44_dsm_decimation_filter/info.yaml
View file
Original file line number Diff line number Diff line change
Expand Up @@ -32,8 +32,8 @@ project:
pinout:
# Inputs
ui[0]: "dec_in"
ui[1]: "select[0]"
ui[2]: "select[1]"
ui[1]: ""
ui[2]: ""
ui[3]: ""
ui[4]: ""
ui[5]: ""
Expand All @@ -51,9 +51,9 @@ pinout:
uo[7]: "mux_out[7]"

# Bidirectional pins
uio[0]: ""
uio[0]: "div_clk8x"
uio[1]: ""
uio[2]: ""
uio[2]: "div_clk"
uio[3]: ""
uio[4]: ""
uio[5]: ""
Expand Down
188 changes: 91 additions & 97 deletions projects/tt_um_asheldon44_dsm_decimation_filter/stats/metrics.csv
View file
Original file line number Diff line number Diff line change
@@ -1,23 +1,23 @@
Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,443
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1421
design__instance__area,13267.7
design__instance__count,1453
design__instance__area,13546.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,16
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,15
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0009821398416534066
power__switching__total,0.0005078028771094978
power__leakage__total,1.431165586041061E-8
power__total,0.0014899569796398282
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.028974101715749812
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.028974101715749812
timing__hold__ws__corner:nom_tt_025C_1v80,0.34137060811024605
timing__setup__ws__corner:nom_tt_025C_1v80,10.532291781274068
power__internal__total,0.0009638590272516012
power__switching__total,0.0004898544284515083
power__leakage__total,1.6019699344838045E-8
power__total,0.0014537295792251825
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.019661217654900264
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.019661217654900264
timing__hold__ws__corner:nom_tt_025C_1v80,0.335136150539141
timing__setup__ws__corner:nom_tt_025C_1v80,12.878413366907958
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
Expand All @@ -28,13 +28,13 @@ timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,12
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,16
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,15
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.04172029506620205
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.04172029506620205
timing__hold__ws__corner:nom_ss_100C_1v60,0.9064890206156209
timing__setup__ws__corner:nom_ss_100C_1v60,9.45483895714972
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.027963576690156398
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.027963576690156398
timing__hold__ws__corner:nom_ss_100C_1v60,0.911145629179504
timing__setup__ws__corner:nom_ss_100C_1v60,9.797885446963035
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
Expand All @@ -46,12 +46,12 @@ timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,16
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,15
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.022057745143634552
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.022057745143634552
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12091589183274401
timing__setup__ws__corner:nom_ff_n40C_1v95,10.955991091126108
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.015462298545863147
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.015462298545863147
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11670964525153713
timing__setup__ws__corner:nom_ff_n40C_1v95,13.944943372517915
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
Expand All @@ -62,13 +62,13 @@ timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,16
design__max_fanout_violation__count,16
design__max_slew_violation__count,0
design__max_fanout_violation__count,15
design__max_cap_violation__count,0
clock__skew__worst_hold,0.048515581814057844
clock__skew__worst_setup,0.019416857560269292
timing__hold__ws,0.11733336856441165
timing__setup__ws,9.409507217504576
clock__skew__worst_hold,0.03201877742459115
clock__skew__worst_setup,0.013656548500815848
timing__hold__ws,0.11504203471023566
timing__setup__ws,9.624841640558847
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
Expand All @@ -86,66 +86,60 @@ flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1421
design__instance__area__stdcell,13267.7
design__instance__count__stdcell,1453
design__instance__area__stdcell,13546.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.80443
design__instance__utilization__stdcell,0.80443
design__power_grid_violation__count__net:VPWR,0
design__instance__utilization,0.821347
design__instance__utilization__stdcell,0.821347
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,25488.6
route__wirelength__estimated,23730.7
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,150
design__instance__count__hold_buffer,153
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1200
route__net,1232
route__net__special,2
route__drc_errors__iter:1,1272
route__wirelength__iter:1,29745
route__drc_errors__iter:2,439
route__wirelength__iter:2,29384
route__drc_errors__iter:3,335
route__wirelength__iter:3,29256
route__drc_errors__iter:4,70
route__wirelength__iter:4,29150
route__drc_errors__iter:5,1
route__wirelength__iter:5,29150
route__drc_errors__iter:6,1
route__wirelength__iter:6,29148
route__drc_errors__iter:7,1
route__wirelength__iter:7,29148
route__drc_errors__iter:8,0
route__wirelength__iter:8,29154
route__drc_errors__iter:1,1012
route__wirelength__iter:1,28045
route__drc_errors__iter:2,325
route__wirelength__iter:2,27638
route__drc_errors__iter:3,269
route__wirelength__iter:3,27612
route__drc_errors__iter:4,44
route__wirelength__iter:4,27615
route__drc_errors__iter:5,0
route__wirelength__iter:5,27586
route__drc_errors,0
route__wirelength,29154
route__vias,8579
route__vias__singlecut,8579
route__wirelength,27586
route__vias,8417
route__vias__singlecut,8417
route__vias__multicut,0
design__disconnected_pin__count,14
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,327.97
route__wirelength__max,308.46
timing__unannotated_net__count__corner:nom_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,16
design__max_fanout_violation__count__corner:min_tt_025C_1v80,15
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.025462799256461416
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.025462799256461416
timing__hold__ws__corner:min_tt_025C_1v80,0.3356415795853961
timing__setup__ws__corner:min_tt_025C_1v80,10.592215404589151
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.0173249197669553
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.0173249197669553
timing__hold__ws__corner:min_tt_025C_1v80,0.33289227872061006
timing__setup__ws__corner:min_tt_025C_1v80,12.919873536712135
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
Expand All @@ -158,13 +152,13 @@ timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,3
design__max_fanout_violation__count__corner:min_ss_100C_1v60,16
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,15
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.03659833650838624
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.03659833650838624
timing__hold__ws__corner:min_ss_100C_1v60,0.8956251549455052
timing__setup__ws__corner:min_ss_100C_1v60,9.537478632369508
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.024672153907113633
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.024672153907113633
timing__hold__ws__corner:min_ss_100C_1v60,0.9012911783119258
timing__setup__ws__corner:min_ss_100C_1v60,9.978789632603876
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
Expand All @@ -178,12 +172,12 @@ timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,16
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,15
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.019416857560269292
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.019416857560269292
timing__hold__ws__corner:min_ff_n40C_1v95,0.11733336856441165
timing__setup__ws__corner:min_ff_n40C_1v95,10.998819943913752
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.013656548500815848
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.013656548500815848
timing__hold__ws__corner:min_ff_n40C_1v95,0.11504203471023566
timing__setup__ws__corner:min_ff_n40C_1v95,13.972625230107607
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
Expand All @@ -197,12 +191,12 @@ timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,16
design__max_fanout_violation__count__corner:max_tt_025C_1v80,15
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.03391920174074094
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.03391920174074094
timing__hold__ws__corner:max_tt_025C_1v80,0.346571281482734
timing__setup__ws__corner:max_tt_025C_1v80,10.494126753500172
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.022669977647879213
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.022669977647879213
timing__hold__ws__corner:max_tt_025C_1v80,0.33639758597539593
timing__setup__ws__corner:max_tt_025C_1v80,12.84115961021845
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
Expand All @@ -215,13 +209,13 @@ timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,16
design__max_fanout_violation__count__corner:max_ss_100C_1v60,16
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,15
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.048515581814057844
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.048515581814057844
timing__hold__ws__corner:max_ss_100C_1v60,0.9159724349378758
timing__setup__ws__corner:max_ss_100C_1v60,9.409507217504576
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.03201877742459115
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.03201877742459115
timing__hold__ws__corner:max_ss_100C_1v60,0.9143444038485216
timing__setup__ws__corner:max_ss_100C_1v60,9.624841640558847
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
Expand All @@ -235,12 +229,12 @@ timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,16
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,15
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.026155522932267843
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.026155522932267843
timing__hold__ws__corner:max_ff_n40C_1v95,0.12311618739632599
timing__setup__ws__corner:max_ff_n40C_1v95,10.93029964143126
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.01792757659734175
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.01792757659734175
timing__hold__ws__corner:max_ff_n40C_1v95,0.11892609456058426
timing__setup__ws__corner:max_ff_n40C_1v95,13.919640944981897
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
Expand All @@ -255,15 +249,15 @@ timing__unannotated_net__count__corner:max_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,45
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79987
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000125748
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000109941
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000252629
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000109941
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000110505
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000995403
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000242483
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000995403
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002580000000000000031480894280289106745840399526059627532958984375
ir__drop__worst,0.00012599999999999999980397624721462079833145253360271453857421875
ir__drop__avg,0.00002519999999999999928316889163948388841163250617682933807373046875
ir__drop__worst,0.000111000000000000001118029280267052172348485328257083892822265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
Expand Down
Loading

0 comments on commit d4a198a

Please sign in to comment.