feat: update project tt_um_rebeccargb_styler from RebeccaRGB/styler

Commit: a66cc58970af75df04266907b51fe2fbce995f15
Workflow: https://github.com/RebeccaRGB/styler/actions/runs/11710395813

projects/tt_um_rebeccargb_styler/commit_id.json

@@ -1,9 +1,9 @@
 {
-  "app": "Tiny Tapeout tt08 b85e49a2",
+  "app": "Tiny Tapeout tt09 a48b1c74",
   "repo": "https://github.com/RebeccaRGB/styler",
-  "commit": "de580fc255c48a31d4f5591ee69ccdf1f9a5921e",
-  "workflow_url": "https://github.com/RebeccaRGB/styler/actions/runs/11448724589",
+  "commit": "a66cc58970af75df04266907b51fe2fbce995f15",
+  "workflow_url": "https://github.com/RebeccaRGB/styler/actions/runs/11710395813",
   "sort_id": 1729546092512,
-  "openlane_version": "OpenLane2 2.0.8",
+  "openlane_version": "OpenLane2 2.1.9",
   "pdk_version": "open_pdks bdc9412b3e468c102d01b7cf6337be06ec6e9c9a"
 }

projects/tt_um_rebeccargb_styler/stats/metrics.csv

@@ -3,78 +3,78 @@ design__lint_error__count,0
 design__lint_timing_construct__count,0
 design__lint_warning__count,0
 design__inferred_latch__count,0
-design__instance__count,920
-design__instance__area,6386.12
+design__instance__count,922
+design__instance__area,6408.65
 design__instance_unmapped__count,0
 synthesis__check_error__count,0
 design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
-design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
+design__max_fanout_violation__count__corner:nom_tt_025C_1v80,4
 design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
-power__internal__total,0.00031709877657704055
-power__switching__total,0.0002695734438020736
-power__leakage__total,7.357487952219799e-09
-power__total,0.0005866795545443892
+power__internal__total,0.00032105992431752384
+power__switching__total,0.0002768071135506034
+power__leakage__total,1.5286918397805493E-8
+power__total,0.0005978823755867779
 clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.0
 clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.0
-timing__hold__ws__corner:nom_tt_025C_1v80,0.332864
-timing__setup__ws__corner:nom_tt_025C_1v80,9.236646
+timing__hold__ws__corner:nom_tt_025C_1v80,0.34469711394185915
+timing__setup__ws__corner:nom_tt_025C_1v80,9.242407989431564
 timing__hold__tns__corner:nom_tt_025C_1v80,0.0
 timing__setup__tns__corner:nom_tt_025C_1v80,0.0
-timing__hold__wns__corner:nom_tt_025C_1v80,0.0
+timing__hold__wns__corner:nom_tt_025C_1v80,0
 timing__setup__wns__corner:nom_tt_025C_1v80,0.0
 timing__hold_vio__count__corner:nom_tt_025C_1v80,0
-timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.332864
+timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
 timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
 timing__setup_vio__count__corner:nom_tt_025C_1v80,0
-timing__setup_r2r__ws__corner:nom_tt_025C_1v80,inf
+timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
 timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
-design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
-design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
+design__max_slew_violation__count__corner:nom_ss_100C_1v60,10
+design__max_fanout_violation__count__corner:nom_ss_100C_1v60,4
 design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
 clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.0
 clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.0
-timing__hold__ws__corner:nom_ss_100C_1v60,0.929976
-timing__setup__ws__corner:nom_ss_100C_1v60,5.393312
+timing__hold__ws__corner:nom_ss_100C_1v60,0.9213280954489848
+timing__setup__ws__corner:nom_ss_100C_1v60,5.406401701572265
 timing__hold__tns__corner:nom_ss_100C_1v60,0.0
 timing__setup__tns__corner:nom_ss_100C_1v60,0.0
-timing__hold__wns__corner:nom_ss_100C_1v60,0.0
+timing__hold__wns__corner:nom_ss_100C_1v60,0
 timing__setup__wns__corner:nom_ss_100C_1v60,0.0
 timing__hold_vio__count__corner:nom_ss_100C_1v60,0
-timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.929976
+timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
 timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
 timing__setup_vio__count__corner:nom_ss_100C_1v60,0
-timing__setup_r2r__ws__corner:nom_ss_100C_1v60,inf
+timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
 timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
 design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
-design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
+design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,4
 design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
 clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.0
 clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.0
-timing__hold__ws__corner:nom_ff_n40C_1v95,0.111907
-timing__setup__ws__corner:nom_ff_n40C_1v95,10.131787
+timing__hold__ws__corner:nom_ff_n40C_1v95,0.11314066670448826
+timing__setup__ws__corner:nom_ff_n40C_1v95,10.142927673741859
 timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
 timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
-timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
+timing__hold__wns__corner:nom_ff_n40C_1v95,0
 timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
 timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
-timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111907
+timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
 timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
 timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
-timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,inf
+timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
 timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
-design__max_slew_violation__count,0
-design__max_fanout_violation__count,3
+design__max_slew_violation__count,10
+design__max_fanout_violation__count,4
 design__max_cap_violation__count,0
 clock__skew__worst_hold,0.0
 clock__skew__worst_setup,0.0
-timing__hold__ws,0.109531
-timing__setup__ws,5.258942
+timing__hold__ws,0.11075579655784223
+timing__setup__ws,5.292003429701064
 timing__hold__tns,0.0
 timing__setup__tns,0.0
-timing__hold__wns,0.0
+timing__hold__wns,0
 timing__setup__wns,0.0
 timing__hold_vio__count,0
-timing__hold_r2r__ws,0.109531
+timing__hold_r2r__ws,inf
 timing__hold_r2r_vio__count,0
 timing__setup_vio__count,0
 timing__setup_r2r__ws,inf
@@ -86,180 +86,178 @@ flow__errors__count,0
 design__io,45
 design__die__area,17954.7
 design__core__area,16493.3
-design__instance__count__stdcell,920
-design__instance__area__stdcell,6386.12
+design__instance__count__stdcell,922
+design__instance__area__stdcell,6408.65
 design__instance__count__macros,0
 design__instance__area__macros,0
-design__instance__utilization,0.387195
-design__instance__utilization__stdcell,0.387195
-design__power_grid_violation__count__net:VGND,0
+design__instance__utilization,0.38856
+design__instance__utilization__stdcell,0.38856
 design__power_grid_violation__count__net:VPWR,0
+design__power_grid_violation__count__net:VGND,0
 design__power_grid_violation__count,0
 timing__drv__floating__nets,0
 timing__drv__floating__pins,0
 design__instance__displacement__total,0
 design__instance__displacement__mean,0
 design__instance__displacement__max,0
-route__wirelength__estimated,17590.8
+route__wirelength__estimated,17777.9
 design__violations,0
 design__instance__count__setup_buffer,0
 design__instance__count__hold_buffer,5
 antenna__violating__nets,0
 antenna__violating__pins,0
 route__antenna_violation__count,0
-route__net,714
+route__net,713
 route__net__special,2
-route__drc_errors__iter:1,778
-route__wirelength__iter:1,20967
-route__drc_errors__iter:2,366
-route__wirelength__iter:2,20687
-route__drc_errors__iter:3,333
-route__wirelength__iter:3,20435
-route__drc_errors__iter:4,47
-route__wirelength__iter:4,20402
-route__drc_errors__iter:5,10
-route__wirelength__iter:5,20408
-route__drc_errors__iter:6,0
-route__wirelength__iter:6,20404
+route__drc_errors__iter:1,794
+route__wirelength__iter:1,21176
+route__drc_errors__iter:2,349
+route__wirelength__iter:2,20901
+route__drc_errors__iter:3,356
+route__wirelength__iter:3,20722
+route__drc_errors__iter:4,26
+route__wirelength__iter:4,20605
+route__drc_errors__iter:5,0
+route__wirelength__iter:5,20616
 route__drc_errors,0
-route__wirelength,20404
-route__vias,5762
-route__vias__singlecut,5762
+route__wirelength,20616
+route__vias,5842
+route__vias__singlecut,5842
 route__vias__multicut,0
 design__disconnected_pin__count,1
 design__critical_disconnected_pin__count,0
-route__wirelength__max,220.05
-timing__unannotated_net__count__corner:nom_tt_025C_1v80,1
+route__wirelength__max,224.06
+timing__unannotated_net__count__corner:nom_tt_025C_1v80,4
 timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
-timing__unannotated_net__count__corner:nom_ss_100C_1v60,1
+timing__unannotated_net__count__corner:nom_ss_100C_1v60,4
 timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
-timing__unannotated_net__count__corner:nom_ff_n40C_1v95,1
+timing__unannotated_net__count__corner:nom_ff_n40C_1v95,4
 timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
 design__max_slew_violation__count__corner:min_tt_025C_1v80,0
-design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
+design__max_fanout_violation__count__corner:min_tt_025C_1v80,4
 design__max_cap_violation__count__corner:min_tt_025C_1v80,0
 clock__skew__worst_hold__corner:min_tt_025C_1v80,0.0
 clock__skew__worst_setup__corner:min_tt_025C_1v80,0.0
-timing__hold__ws__corner:min_tt_025C_1v80,0.330262
-timing__setup__ws__corner:min_tt_025C_1v80,9.27815
+timing__hold__ws__corner:min_tt_025C_1v80,0.34143039362181293
+timing__setup__ws__corner:min_tt_025C_1v80,9.28342407001333
 timing__hold__tns__corner:min_tt_025C_1v80,0.0
 timing__setup__tns__corner:min_tt_025C_1v80,0.0
-timing__hold__wns__corner:min_tt_025C_1v80,0.0
+timing__hold__wns__corner:min_tt_025C_1v80,0
 timing__setup__wns__corner:min_tt_025C_1v80,0.0
 timing__hold_vio__count__corner:min_tt_025C_1v80,0
-timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.330262
+timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
 timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
 timing__setup_vio__count__corner:min_tt_025C_1v80,0
-timing__setup_r2r__ws__corner:min_tt_025C_1v80,inf
+timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
 timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
-timing__unannotated_net__count__corner:min_tt_025C_1v80,1
+timing__unannotated_net__count__corner:min_tt_025C_1v80,4
 timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
 design__max_slew_violation__count__corner:min_ss_100C_1v60,0
-design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
+design__max_fanout_violation__count__corner:min_ss_100C_1v60,4
 design__max_cap_violation__count__corner:min_ss_100C_1v60,0
 clock__skew__worst_hold__corner:min_ss_100C_1v60,0.0
 clock__skew__worst_setup__corner:min_ss_100C_1v60,0.0
-timing__hold__ws__corner:min_ss_100C_1v60,0.927086
-timing__setup__ws__corner:min_ss_100C_1v60,5.550171
+timing__hold__ws__corner:min_ss_100C_1v60,0.9162585394194133
+timing__setup__ws__corner:min_ss_100C_1v60,5.545481564246554
 timing__hold__tns__corner:min_ss_100C_1v60,0.0
 timing__setup__tns__corner:min_ss_100C_1v60,0.0
-timing__hold__wns__corner:min_ss_100C_1v60,0.0
+timing__hold__wns__corner:min_ss_100C_1v60,0
 timing__setup__wns__corner:min_ss_100C_1v60,0.0
 timing__hold_vio__count__corner:min_ss_100C_1v60,0
-timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.927086
+timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
 timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
 timing__setup_vio__count__corner:min_ss_100C_1v60,0
-timing__setup_r2r__ws__corner:min_ss_100C_1v60,inf
+timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
 timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
-timing__unannotated_net__count__corner:min_ss_100C_1v60,1
+timing__unannotated_net__count__corner:min_ss_100C_1v60,4
 timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
 design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
-design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
+design__max_fanout_violation__count__corner:min_ff_n40C_1v95,4
 design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
 clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.0
 clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.0
-timing__hold__ws__corner:min_ff_n40C_1v95,0.109531
-timing__setup__ws__corner:min_ff_n40C_1v95,10.161547
+timing__hold__ws__corner:min_ff_n40C_1v95,0.11075579655784223
+timing__setup__ws__corner:min_ff_n40C_1v95,10.17200130695458
 timing__hold__tns__corner:min_ff_n40C_1v95,0.0
 timing__setup__tns__corner:min_ff_n40C_1v95,0.0
-timing__hold__wns__corner:min_ff_n40C_1v95,0.0
+timing__hold__wns__corner:min_ff_n40C_1v95,0
 timing__setup__wns__corner:min_ff_n40C_1v95,0.0
 timing__hold_vio__count__corner:min_ff_n40C_1v95,0
-timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109531
+timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
 timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
 timing__setup_vio__count__corner:min_ff_n40C_1v95,0
-timing__setup_r2r__ws__corner:min_ff_n40C_1v95,inf
+timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
 timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
-timing__unannotated_net__count__corner:min_ff_n40C_1v95,1
+timing__unannotated_net__count__corner:min_ff_n40C_1v95,4
 timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
 design__max_slew_violation__count__corner:max_tt_025C_1v80,0
-design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
+design__max_fanout_violation__count__corner:max_tt_025C_1v80,4
 design__max_cap_violation__count__corner:max_tt_025C_1v80,0
 clock__skew__worst_hold__corner:max_tt_025C_1v80,0.0
 clock__skew__worst_setup__corner:max_tt_025C_1v80,0.0
-timing__hold__ws__corner:max_tt_025C_1v80,0.335978
-timing__setup__ws__corner:max_tt_025C_1v80,9.205892
+timing__hold__ws__corner:max_tt_025C_1v80,0.3486063758555795
+timing__setup__ws__corner:max_tt_025C_1v80,9.202781019937497
 timing__hold__tns__corner:max_tt_025C_1v80,0.0
 timing__setup__tns__corner:max_tt_025C_1v80,0.0
-timing__hold__wns__corner:max_tt_025C_1v80,0.0
+timing__hold__wns__corner:max_tt_025C_1v80,0
 timing__setup__wns__corner:max_tt_025C_1v80,0.0
 timing__hold_vio__count__corner:max_tt_025C_1v80,0
-timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.335978
+timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
 timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
 timing__setup_vio__count__corner:max_tt_025C_1v80,0
-timing__setup_r2r__ws__corner:max_tt_025C_1v80,inf
+timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
 timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
-timing__unannotated_net__count__corner:max_tt_025C_1v80,1
+timing__unannotated_net__count__corner:max_tt_025C_1v80,4
 timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
-design__max_slew_violation__count__corner:max_ss_100C_1v60,0
-design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
+design__max_slew_violation__count__corner:max_ss_100C_1v60,10
+design__max_fanout_violation__count__corner:max_ss_100C_1v60,4
 design__max_cap_violation__count__corner:max_ss_100C_1v60,0
 clock__skew__worst_hold__corner:max_ss_100C_1v60,0.0
 clock__skew__worst_setup__corner:max_ss_100C_1v60,0.0
-timing__hold__ws__corner:max_ss_100C_1v60,0.933806
-timing__setup__ws__corner:max_ss_100C_1v60,5.258942
+timing__hold__ws__corner:max_ss_100C_1v60,0.928570357999196
+timing__setup__ws__corner:max_ss_100C_1v60,5.292003429701064
 timing__hold__tns__corner:max_ss_100C_1v60,0.0
 timing__setup__tns__corner:max_ss_100C_1v60,0.0
-timing__hold__wns__corner:max_ss_100C_1v60,0.0
+timing__hold__wns__corner:max_ss_100C_1v60,0
 timing__setup__wns__corner:max_ss_100C_1v60,0.0
 timing__hold_vio__count__corner:max_ss_100C_1v60,0
-timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.933806
+timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
 timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
 timing__setup_vio__count__corner:max_ss_100C_1v60,0
-timing__setup_r2r__ws__corner:max_ss_100C_1v60,inf
+timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
 timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
-timing__unannotated_net__count__corner:max_ss_100C_1v60,1
+timing__unannotated_net__count__corner:max_ss_100C_1v60,4
 timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
 design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
-design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
+design__max_fanout_violation__count__corner:max_ff_n40C_1v95,4
 design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
 clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.0
 clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.0
-timing__hold__ws__corner:max_ff_n40C_1v95,0.114568
-timing__setup__ws__corner:max_ff_n40C_1v95,10.10863
+timing__hold__ws__corner:max_ff_n40C_1v95,0.11588330623093816
+timing__setup__ws__corner:max_ff_n40C_1v95,10.115470525298708
 timing__hold__tns__corner:max_ff_n40C_1v95,0.0
 timing__setup__tns__corner:max_ff_n40C_1v95,0.0
-timing__hold__wns__corner:max_ff_n40C_1v95,0.0
+timing__hold__wns__corner:max_ff_n40C_1v95,0
 timing__setup__wns__corner:max_ff_n40C_1v95,0.0
 timing__hold_vio__count__corner:max_ff_n40C_1v95,0
-timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114568
+timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
 timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
 timing__setup_vio__count__corner:max_ff_n40C_1v95,0
-timing__setup_r2r__ws__corner:max_ff_n40C_1v95,inf
+timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
 timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
-timing__unannotated_net__count__corner:max_ff_n40C_1v95,1
+timing__unannotated_net__count__corner:max_ff_n40C_1v95,4
 timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
-timing__unannotated_net__count,1
+timing__unannotated_net__count,4
 timing__unannotated_net_filtered__count,0
-design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
+design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
 design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
-design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000560766
-design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000666113
-design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000101063
-design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000666113
+design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000545316
+design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000522126
+design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000939708
+design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000522126
 ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
-ir__drop__avg,0.000010099999999999999860593284661813839875321718864142894744873046875
-ir__drop__worst,0.0000561000000000000015906546912969332652210141532123088836669921875
+ir__drop__avg,0.000009949999999999999602683271870962045113628846593201160430908203125
+ir__drop__worst,0.0000545000000000000033571236068841159294606768526136875152587890625
 magic__drc_error__count,0
 magic__illegal_overlap__count,0
 design__lvs_device_difference__count,0