Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update project tt_um_aidenfoxivey (aidenfoxivey/tt07-verilog-template) #23

Merged
merged 1 commit into from
May 9, 2024

Conversation

TinyTapeoutBot
Copy link
Collaborator

Update project tt_um_aidenfoxivey to commit aidenfoxivey/tt07-verilog-template@ad99cd0eea15a6364ec62136f5d11c1434b5e5a8

Project title: CRC-8 CCITT
Tiles: 1x1
Workflow: https://github.com/aidenfoxivey/tt07-verilog-template/actions/runs/9011435901

@urish urish merged commit f50f23e into main May 9, 2024
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants