Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update project tt_um_btflv_subleq (BTFLV/tt07-subleq-fram-cpu) #214

Merged
merged 1 commit into from
Jun 1, 2024
Merged

Update project tt_um_btflv_subleq (BTFLV/tt07-subleq-fram-cpu) #214

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions projects/tt_um_btflv_subleq/commit_id.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,8 +1,8 @@
{
"app": "Tiny Tapeout tt07 11b2d371",
"repo": "https://github.com/BTFLV/tt07-subleq-fram-cpu",
"commit": "ad9a308e65f3787da6c3075e35912264a0051662",
"workflow_url": "https://github.com/BTFLV/tt07-subleq-fram-cpu/actions/runs/9328312100",
"commit": "07bab2e36185c61102b0ebc22f546fc62394eb2c",
"workflow_url": "https://github.com/BTFLV/tt07-subleq-fram-cpu/actions/runs/9332425581",
"sort_id": 1717224168525,
"openlane_version": "OpenLane 337ffbf4749b8bc6e8d8742ed9a595934142198b",
"pdk_version": "open_pdks cd1748bb197f9b7af62a54507de6624e30363943"
Expand Down
2 changes: 1 addition & 1 deletion projects/tt_um_btflv_subleq/stats/metrics.csv
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/work/src,tt_um_btflv_subleq,wokwi,flow completed,0h2m14s0ms,0h1m41s0ms,94697.38655021988,0.03634736,47348.69327510994,51.0,56.3701,570.79,1429,0,0,0,0,0,0,0,0,0,0,-1,-1,36882,11193,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,22157813.0,0.0,33.02,37.41,0.97,6.0,-1,1584,2098,86,577,0,0,0,1851,56,23,124,55,416,109,57,94,310,309,13,1485,456,1,692,1721,4355,34255.3536,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,21.0,47.61904761904762,20,1,50,55.080,38.870,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
/work/src,tt_um_btflv_subleq,wokwi,flow completed,0h2m14s0ms,0h1m41s0ms,96348.1254209384,0.03634736,48174.0627104692,51.5,57.16630000000001,610.2,1442,0,0,0,0,0,0,0,0,0,0,-1,-1,37718,11362,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,22682149.0,0.0,33.9,39.59,0.78,6.06,-1,1586,2100,86,577,0,0,0,1853,56,23,124,52,393,109,57,96,310,309,13,1446,456,0,718,1751,4371,34255.3536,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,21.0,47.61904761904762,20,1,50,55.080,38.870,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
99 changes: 51 additions & 48 deletions projects/tt_um_btflv_subleq/stats/synthesis-stats.txt
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -3,76 +3,79 @@

=== tt_um_btflv_subleq ===

Number of wires: 1413
Number of wire bits: 1448
Number of wires: 1426
Number of wire bits: 1461
Number of public wires: 313
Number of public wire bits: 348
Number of memories: 0
Number of memory bits: 0
Number of processes: 0
Number of cells: 1429
sky130_fd_sc_hd__a2111o_2 4
sky130_fd_sc_hd__a211o_2 17
sky130_fd_sc_hd__a211oi_2 1
sky130_fd_sc_hd__a21bo_2 7
sky130_fd_sc_hd__a21boi_2 4
sky130_fd_sc_hd__a21o_2 31
sky130_fd_sc_hd__a21oi_2 21
sky130_fd_sc_hd__a221o_2 27
sky130_fd_sc_hd__a22o_2 46
Number of cells: 1442
sky130_fd_sc_hd__a2111o_2 3
sky130_fd_sc_hd__a2111oi_2 1
sky130_fd_sc_hd__a211o_2 13
sky130_fd_sc_hd__a211oi_2 3
sky130_fd_sc_hd__a21bo_2 3
sky130_fd_sc_hd__a21boi_2 3
sky130_fd_sc_hd__a21o_2 32
sky130_fd_sc_hd__a21oi_2 28
sky130_fd_sc_hd__a221o_2 20
sky130_fd_sc_hd__a22o_2 42
sky130_fd_sc_hd__a22oi_2 1
sky130_fd_sc_hd__a2bb2o_2 3
sky130_fd_sc_hd__a311o_2 1
sky130_fd_sc_hd__a31o_2 25
sky130_fd_sc_hd__a31oi_2 3
sky130_fd_sc_hd__a32o_2 13
sky130_fd_sc_hd__a41o_2 5
sky130_fd_sc_hd__a311oi_2 1
sky130_fd_sc_hd__a31o_2 24
sky130_fd_sc_hd__a31oi_2 1
sky130_fd_sc_hd__a32o_2 10
sky130_fd_sc_hd__a41o_2 3
sky130_fd_sc_hd__a41oi_2 1
sky130_fd_sc_hd__and2_2 79
sky130_fd_sc_hd__and2b_2 21
sky130_fd_sc_hd__and3_2 33
sky130_fd_sc_hd__and3b_2 9
sky130_fd_sc_hd__and2_2 75
sky130_fd_sc_hd__and2b_2 16
sky130_fd_sc_hd__and3_2 32
sky130_fd_sc_hd__and3b_2 10
sky130_fd_sc_hd__and4_2 9
sky130_fd_sc_hd__and4b_2 3
sky130_fd_sc_hd__and4bb_2 1
sky130_fd_sc_hd__buf_1 248
sky130_fd_sc_hd__buf_1 254
sky130_fd_sc_hd__buf_2 5
sky130_fd_sc_hd__conb_1 11
sky130_fd_sc_hd__dfrtp_2 262
sky130_fd_sc_hd__dfstp_2 12
sky130_fd_sc_hd__dfxtp_2 34
sky130_fd_sc_hd__dlxtn_1 5
sky130_fd_sc_hd__inv_2 30
sky130_fd_sc_hd__mux2_2 172
sky130_fd_sc_hd__nand2_2 37
sky130_fd_sc_hd__inv_2 28
sky130_fd_sc_hd__mux2_2 176
sky130_fd_sc_hd__mux4_2 1
sky130_fd_sc_hd__nand2_2 28
sky130_fd_sc_hd__nand2b_2 5
sky130_fd_sc_hd__nand3_2 3
sky130_fd_sc_hd__nand3_2 4
sky130_fd_sc_hd__nand3b_2 1
sky130_fd_sc_hd__nor2_2 57
sky130_fd_sc_hd__nor2b_2 1
sky130_fd_sc_hd__nor3_2 2
sky130_fd_sc_hd__nor2_2 59
sky130_fd_sc_hd__nor3_2 1
sky130_fd_sc_hd__nor4_2 1
sky130_fd_sc_hd__o2111a_2 3
sky130_fd_sc_hd__o211a_2 8
sky130_fd_sc_hd__o211ai_2 1
sky130_fd_sc_hd__o21a_2 15
sky130_fd_sc_hd__o21ai_2 14
sky130_fd_sc_hd__o21ba_2 6
sky130_fd_sc_hd__o21bai_2 2
sky130_fd_sc_hd__o221a_2 2
sky130_fd_sc_hd__o211a_2 12
sky130_fd_sc_hd__o211ai_2 2
sky130_fd_sc_hd__o21a_2 16
sky130_fd_sc_hd__o21ai_2 16
sky130_fd_sc_hd__o21ba_2 8
sky130_fd_sc_hd__o21bai_2 1
sky130_fd_sc_hd__o221a_2 6
sky130_fd_sc_hd__o221ai_2 2
sky130_fd_sc_hd__o22a_2 4
sky130_fd_sc_hd__o22a_2 11
sky130_fd_sc_hd__o2bb2a_2 1
sky130_fd_sc_hd__o311a_2 2
sky130_fd_sc_hd__o31a_2 2
sky130_fd_sc_hd__o311a_2 3
sky130_fd_sc_hd__o31a_2 7
sky130_fd_sc_hd__o31ai_2 2
sky130_fd_sc_hd__or2_2 36
sky130_fd_sc_hd__or2b_2 11
sky130_fd_sc_hd__or3_2 9
sky130_fd_sc_hd__or3b_2 9
sky130_fd_sc_hd__or4_2 19
sky130_fd_sc_hd__or4b_2 1
sky130_fd_sc_hd__xnor2_2 23
sky130_fd_sc_hd__xor2_2 7
sky130_fd_sc_hd__o32a_2 2
sky130_fd_sc_hd__or2_2 32
sky130_fd_sc_hd__or2b_2 13
sky130_fd_sc_hd__or3_2 17
sky130_fd_sc_hd__or3b_2 7
sky130_fd_sc_hd__or4_2 20
sky130_fd_sc_hd__or4b_2 4
sky130_fd_sc_hd__xnor2_2 24
sky130_fd_sc_hd__xor2_2 8

Chip area for module '\tt_um_btflv_subleq': 16868.678400
Chip area for module '\tt_um_btflv_subleq': 17033.836800

Binary file modified projects/tt_um_btflv_subleq/tt_um_btflv_subleq.gds
View file
Open in desktop
Binary file not shown.
20 changes: 10 additions & 10 deletions projects/tt_um_btflv_subleq/tt_um_btflv_subleq.lef
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -67,7 +67,7 @@ MACRO tt_um_btflv_subleq
PIN rst_n
DIRECTION INPUT ;
USE SIGNAL ;
ANTENNAGATEAREA 0.196500 ;
ANTENNAGATEAREA 0.159000 ;
PORT
LAYER met4 ;
RECT 151.190 224.760 151.490 225.760 ;
Expand All @@ -76,7 +76,7 @@ MACRO tt_um_btflv_subleq
PIN ui_in[0]
DIRECTION INPUT ;
USE SIGNAL ;
ANTENNAGATEAREA 0.213000 ;
ANTENNAGATEAREA 0.159000 ;
PORT
LAYER met4 ;
RECT 147.510 224.760 147.810 225.760 ;
Expand Down Expand Up @@ -509,14 +509,14 @@ MACRO tt_um_btflv_subleq
RECT 148.210 224.360 150.790 224.760 ;
RECT 151.890 224.360 154.470 224.760 ;
RECT 3.975 223.680 155.185 224.360 ;
RECT 3.975 39.615 20.995 223.680 ;
RECT 23.395 39.615 40.430 223.680 ;
RECT 42.830 39.615 59.865 223.680 ;
RECT 62.265 39.615 79.300 223.680 ;
RECT 81.700 39.615 98.735 223.680 ;
RECT 101.135 39.615 118.170 223.680 ;
RECT 120.570 39.615 137.605 223.680 ;
RECT 140.005 39.615 155.185 223.680 ;
RECT 3.975 26.015 20.995 223.680 ;
RECT 23.395 26.015 40.430 223.680 ;
RECT 42.830 26.015 59.865 223.680 ;
RECT 62.265 26.015 79.300 223.680 ;
RECT 81.700 26.015 98.735 223.680 ;
RECT 101.135 26.015 118.170 223.680 ;
RECT 120.570 26.015 137.605 223.680 ;
RECT 140.005 26.015 155.185 223.680 ;
END
END tt_um_btflv_subleq
END LIBRARY
Expand Down
Loading