Skip to content

TUM-LIS/glip

Folders and files

NameName
Last commit message
Last commit date

Latest commit

1f41cdc · Jul 29, 2020
Jul 29, 2020
Dec 6, 2017
Nov 19, 2014
Oct 31, 2018
Jan 19, 2018
Nov 19, 2014
Jul 22, 2014
Nov 19, 2014
Jan 8, 2020
Jul 22, 2014
Jan 22, 2018
Jan 3, 2016
Jul 22, 2014

Repository files navigation

GLIP - The Generic Logic Interfacing Project

GLIP, the "Generic Logic Interfacing Project", is a solution for transferring data through FIFOs between a host, usually a PC, and a target, usually a hardware component such as an FPGA or a microcontroller. The actual data transport can happen through various interfaces, such as USB 2.0, JTAG or TCP. GLIP encapsulates all low-level details of the data transfers and provides on the host side an easy to use C library, and on the target side ready to use interfaces (e.g. in Verilog) to quickly setup a working communication.

For more information, see https://www.glip.io.