Includes AHB master, slave, APB slave, and bridge module. Tasks for single read, single write, 4-beat burst incrementing read and write transfers implemented in AHB master module. Bridge module implements an FSM to insert wait states.
The following FSM was implemented:
