Popular repositories Loading

1. System-Design-Resource System-Design-Resource Public

   This repository is a comprehensive collection of resources aimed at helping software engineers and system architects enhance their skills in system design.

   2

2. Single-port-Random-Access-Memory-RAM- Single-port-Random-Access-Memory-RAM- Public

   Single port Random Access Memory (RAM)" typically refers to a type of memory module or chip where data can be read from or written to through a single port, meaning it can handle one data access op…

   Verilog 1

3. LRU-Cache-Memory LRU-Cache-Memory Public

   An LRU (Least Recently Used) cache memory in Verilog is designed to store and manage frequently accessed data by implementing a replacement policy that evicts the least recently used entries, ensur…

   Verilog 1

4. SPI-Master-Slave-Communication-System SPI-Master-Slave-Communication-System Public

   Designed and implemented an SPI master module in Verilog for interfacing with multiple slave devices.

   Verilog 1

5. 2-bit-Branch-Predictor-in-Verilog 2-bit-Branch-Predictor-in-Verilog Public

   This project implements a 2-bit branch predictor in Verilog. Branch prediction is a technique used in CPU instruction pipelines to guess the outcome of a conditional branch instruction to avoid pip…

   Verilog 1

6. GauravDhak GauravDhak Public