Computer-Architecture In this Lab we have implemented the following ALU addition and subtraction with single adder UART Assembly or C code to RISCV instruction Single Cycle Processor 3 Stage Pipelined Processor