Popular repositories Loading

1. verilog verilog Public

   Verilog 1 1

2. logisim logisim Public

   logisim数码管输出设计

3. chisel_book chisel_book Public

   Scala

4. Bitlet-Int8 Bitlet-Int8 Public

   A bit-level sparsity-awared multiply-accumulate process element in HDL.

   Scala

5. Bitlet-CLike Bitlet-CLike Public

   Jupyter Notebook

6. RV32I_cpu RV32I_cpu Public

   使用chisel语言简单实现一个RV32I处理器

   Scala