Skip to content

Actions: Alasdair/sail-riscv

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
90 workflow runs
90 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Publish test results Publish test results #84: completed by Alasdair
December 6, 2024 01:50 13s
December 6, 2024 01:50 13s
SV: Improve SystemVerilog ISS CI #85: Commit defbf42 pushed by Alasdair
December 6, 2024 01:50 49s sv
sv
December 6, 2024 01:50 49s
Publish test results Publish test results #83: completed by Alasdair
November 27, 2024 14:14 20s
November 27, 2024 14:14 20s
SV: Implement SystemVerilog ISS CI #84: Commit 9272253 pushed by Alasdair
November 27, 2024 14:13 43s sv
sv
November 27, 2024 14:13 43s
Publish test results Publish test results #82: completed by Alasdair
October 28, 2024 19:31 17s
October 28, 2024 19:31 17s
Handle address translation for misaligned loads and stores better CI #83: Commit 91a16b4 pushed by Alasdair
October 28, 2024 19:18 13m 30s ldst_misaligned
ldst_misaligned
October 28, 2024 19:18 13m 30s
Publish test results Publish test results #81: completed by Alasdair
October 28, 2024 19:17 19s
October 28, 2024 19:17 19s
Handle address translation for misaligned loads and stores better CI #82: Commit ef84c7c pushed by Alasdair
October 28, 2024 19:16 36s ldst_misaligned
ldst_misaligned
October 28, 2024 19:16 36s
Publish test results Publish test results #80: completed by Alasdair
October 28, 2024 17:17 17s
October 28, 2024 17:17 17s
Handle address translation for misaligned loads and stores better CI #81: Commit b9ba55d pushed by Alasdair
October 28, 2024 17:04 12m 52s ldst_misaligned
ldst_misaligned
October 28, 2024 17:04 12m 52s
Publish test results Publish test results #79: completed by Alasdair
October 28, 2024 17:02 14s
October 28, 2024 17:02 14s
Handle address translation for misaligned loads and stores better CI #80: Commit 15b6877 pushed by Alasdair
October 28, 2024 17:02 38s ldst_misaligned
ldst_misaligned
October 28, 2024 17:02 38s
Publish test results Publish test results #78: completed by Alasdair
October 3, 2024 19:23 15s
October 3, 2024 19:23 15s
Publish test results Publish test results #77: completed by Alasdair
October 3, 2024 15:42 19s
October 3, 2024 15:42 19s
Add sail_project file CI #79: Commit e1082d2 pushed by Alasdair
October 3, 2024 15:30 12m 0s sail_project
sail_project
October 3, 2024 15:30 12m 0s
SystemVerilog version CI #78: Commit 6894545 pushed by Alasdair
October 3, 2024 15:28 3h 55m 7s sail_project
sail_project
October 3, 2024 15:28 3h 55m 7s
Publish test results Publish test results #76: completed by Alasdair
October 3, 2024 15:11 16s
October 3, 2024 15:11 16s
Remove old generated file CI #77: Commit 66ab9fe pushed by Alasdair
October 3, 2024 14:59 11m 54s old_ast_cleanup
old_ast_cleanup
October 3, 2024 14:59 11m 54s
Publish test results Publish test results #75: completed by Alasdair
September 24, 2024 18:05 19s
September 24, 2024 18:05 19s
Remove dec parameters from vectors CI #76: Commit 7636462 pushed by Alasdair
September 24, 2024 17:51 14m 23s vext_undefined_refactor3
vext_undefined_refactor3
September 24, 2024 17:51 14m 23s
Publish test results Publish test results #74: completed by Alasdair
September 24, 2024 17:34 17s
September 24, 2024 17:34 17s
Vector: Remove another use of undefined CI #75: Commit ff9503d pushed by Alasdair
September 24, 2024 17:21 13m 47s vext_undefined_refactor3
vext_undefined_refactor3
September 24, 2024 17:21 13m 47s
Publish test results Publish test results #73: completed by Alasdair
September 20, 2024 17:50 17s
September 20, 2024 17:50 17s
Vector: Remove some unused result variables CI #74: Commit ea010eb pushed by Alasdair
September 20, 2024 17:35 14m 38s vext_undefined_refactor2
vext_undefined_refactor2
September 20, 2024 17:35 14m 38s
Publish test results Publish test results #72: completed by Alasdair
September 20, 2024 03:36 17s
September 20, 2024 03:36 17s