- 👋 Hi, I’m Aatib
- 👀 I’m interested in RTL Design Engineer
- 🌱 I’m currently learning Verilog
- 💞️ I’m looking to collaborate VLSI architecture
- 📫 My Email Id: [email protected]
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.