README.md

hardware_infrastructure

A RISC-V processor simulator made using SystemVerilog, Verilog anv VHDL. Also it contains some questions using RISC-V Assembly

The paper with all specifications of the processor module can be found in this repository.