New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Functionality issue in simulation #409

Open

mrudhvika940 opened this issue Apr 15, 2020 · 0 comments

Contributor

mrudhvika940 commented Apr 15, 2020 •

edited

Loading

The following are the concerns raised by Dr. Vandana Khanna on 31st march 2020.

Unable to understand the steps for creating schematic
Even after completing the circuit, when I press simulate, it pops up the message that the circuit is not complete
I don't know, how to flip the transistors and finding difficulty in picking components from panel sometimes
how the input pins are named like a, a', b, b' in XOR experiment instead of a,b,c,d.

Click here for the issue video link.

Mail sent by Dr. Vandana Khanna is attached below:
vlsi-lab.pdf

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment