-
Notifications
You must be signed in to change notification settings - Fork 4
/
startup_TM4C123.s
973 lines (827 loc) · 29.9 KB
/
startup_TM4C123.s
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
;/**************************************************************************//**
; * @file startup_TM4C123.s
; * @brief CMSIS Cortex-M4 Core Device Startup File for
; * TI Tiva TM4C123 Blizzard Class Device
; * @version V1.00
; * @date 15. May 2013
; *
; * @note
; * Copyright (C) 2011 ARM Limited. All rights reserved.
; *
; * @par
; * ARM Limited (ARM) is supplying this software for use with Cortex-M
; * processor based microcontrollers. This file can be freely distributed
; * within development tools that are supporting such ARM based processors.
; *
; * @par
; * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
; * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
; * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
; * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
; * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
; *
; ******************************************************************************/
;/*
;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
;*/
; <h> Stack Configuration
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
; </h>
Stack_Size EQU 0x00000200
AREA STACK, NOINIT, READWRITE, ALIGN=3
Stack_Mem SPACE Stack_Size
__initial_sp
; <h> Heap Configuration
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
; </h>
Heap_Size EQU 0x00000000
AREA HEAP, NOINIT, READWRITE, ALIGN=3
__heap_base
Heap_Mem SPACE Heap_Size
__heap_limit
PRESERVE8
THUMB
; Vector Table Mapped to Address 0 at Reset
AREA RESET, DATA, READONLY
EXPORT __Vectors
EXPORT __Vectors_End
EXPORT __Vectors_Size
__Vectors DCD __initial_sp ; Top of Stack
DCD Reset_Handler ; Reset Handler
DCD NMI_Handler ; NMI Handler
DCD HardFault_Handler ; Hard Fault Handler
DCD MemManage_Handler ; MPU Fault Handler
DCD BusFault_Handler ; Bus Fault Handler
DCD UsageFault_Handler ; Usage Fault Handler
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD SVC_Handler ; SVCall Handler
DCD DebugMon_Handler ; Debug Monitor Handler
DCD 0 ; Reserved
DCD PendSV_Handler ; PendSV Handler
DCD SysTick_Handler ; SysTick Handler
; External Interrupts
DCD GPIOA_Handler ; 0: GPIO Port A
DCD GPIOB_Handler ; 1: GPIO Port B
DCD GPIOC_Handler ; 2: GPIO Port C
DCD GPIOD_Handler ; 3: GPIO Port D
DCD GPIOE_Handler ; 4: GPIO Port E
DCD UART0_Handler ; 5: UART0 Rx and Tx
DCD UART1_Handler ; 6: UART1 Rx and Tx
DCD SSI0_Handler ; 7: SSI0 Rx and Tx
DCD I2C0_Handler ; 8: I2C0 Master and Slave
DCD PMW0_FAULT_Handler ; 9: PWM Fault
DCD PWM0_0_Handler ; 10: PWM Generator 0
DCD PWM0_1_Handler ; 11: PWM Generator 1
DCD PWM0_2_Handler ; 12: PWM Generator 2
DCD QEI0_Handler ; 13: Quadrature Encoder 0
DCD ADC0SS0_Handler ; 14: ADC Sequence 0
DCD ADC0SS1_Handler ; 15: ADC Sequence 1
DCD ADC0SS2_Handler ; 16: ADC Sequence 2
DCD ADC0SS3_Handler ; 17: ADC Sequence 3
DCD WDT0_Handler ; 18: Watchdog timer
DCD TIMER0A_Handler ; 19: Timer 0 subtimer A
DCD TIMER0B_Handler ; 20: Timer 0 subtimer B
DCD TIMER1A_Handler ; 21: Timer 1 subtimer A
DCD TIMER1B_Handler ; 22: Timer 1 subtimer B
DCD TIMER2A_Handler ; 23: Timer 2 subtimer A
DCD TIMER2B_Handler ; 24: Timer 2 subtimer B
DCD COMP0_Handler ; 25: Analog Comparator 0
DCD COMP1_Handler ; 26: Analog Comparator 1
DCD COMP2_Handler ; 27: Analog Comparator 2
DCD SYSCTL_Handler ; 28: System Control (PLL, OSC, BO)
DCD FLASH_Handler ; 29: FLASH Control
DCD GPIOF_Handler ; 30: GPIO Port F
DCD GPIOG_Handler ; 31: GPIO Port G
DCD GPIOH_Handler ; 32: GPIO Port H
DCD UART2_Handler ; 33: UART2 Rx and Tx
DCD SSI1_Handler ; 34: SSI1 Rx and Tx
DCD TIMER3A_Handler ; 35: Timer 3 subtimer A
DCD TIMER3B_Handler ; 36: Timer 3 subtimer B
DCD I2C1_Handler ; 37: I2C1 Master and Slave
DCD QEI1_Handler ; 38: Quadrature Encoder 1
DCD CAN0_Handler ; 39: CAN0
DCD CAN1_Handler ; 40: CAN1
DCD CAN2_Handler ; 41: CAN2
DCD 0 ; 42: Reserved
DCD HIB_Handler ; 43: Hibernate
DCD USB0_Handler ; 44: USB0
DCD PWM0_3_Handler ; 45: PWM Generator 3
DCD UDMA_Handler ; 46: uDMA Software Transfer
DCD UDMAERR_Handler ; 47: uDMA Error
DCD ADC1SS0_Handler ; 48: ADC1 Sequence 0
DCD ADC1SS1_Handler ; 49: ADC1 Sequence 1
DCD ADC1SS2_Handler ; 50: ADC1 Sequence 2
DCD ADC1SS3_Handler ; 51: ADC1 Sequence 3
DCD 0 ; 52: Reserved
DCD 0 ; 53: Reserved
DCD GPIOJ_Handler ; 54: GPIO Port J
DCD GPIOK_Handler ; 55: GPIO Port K
DCD GPIOL_Handler ; 56: GPIO Port L
DCD SSI2_Handler ; 57: SSI2 Rx and Tx
DCD SSI3_Handler ; 58: SSI3 Rx and Tx
DCD UART3_Handler ; 59: UART3 Rx and Tx
DCD UART4_Handler ; 60: UART4 Rx and Tx
DCD UART5_Handler ; 61: UART5 Rx and Tx
DCD UART6_Handler ; 62: UART6 Rx and Tx
DCD UART7_Handler ; 63: UART7 Rx and Tx
DCD 0 ; 64: Reserved
DCD 0 ; 65: Reserved
DCD 0 ; 66: Reserved
DCD 0 ; 67: Reserved
DCD I2C2_Handler ; 68: I2C2 Master and Slave
DCD I2C3_Handler ; 69: I2C3 Master and Slave
DCD TIMER4A_Handler ; 70: Timer 4 subtimer A
DCD TIMER4B_Handler ; 71: Timer 4 subtimer B
DCD 0 ; 72: Reserved
DCD 0 ; 73: Reserved
DCD 0 ; 74: Reserved
DCD 0 ; 75: Reserved
DCD 0 ; 76: Reserved
DCD 0 ; 77: Reserved
DCD 0 ; 78: Reserved
DCD 0 ; 79: Reserved
DCD 0 ; 80: Reserved
DCD 0 ; 81: Reserved
DCD 0 ; 82: Reserved
DCD 0 ; 83: Reserved
DCD 0 ; 84: Reserved
DCD 0 ; 85: Reserved
DCD 0 ; 86: Reserved
DCD 0 ; 87: Reserved
DCD 0 ; 88: Reserved
DCD 0 ; 89: Reserved
DCD 0 ; 90: Reserved
DCD 0 ; 91: Reserved
DCD TIMER5A_Handler ; 92: Timer 5 subtimer A
DCD TIMER5B_Handler ; 93: Timer 5 subtimer B
DCD WTIMER0A_Handler ; 94: Wide Timer 0 subtimer A
DCD WTIMER0B_Handler ; 95: Wide Timer 0 subtimer B
DCD WTIMER1A_Handler ; 96: Wide Timer 1 subtimer A
DCD WTIMER1B_Handler ; 97: Wide Timer 1 subtimer B
DCD WTIMER2A_Handler ; 98: Wide Timer 2 subtimer A
DCD WTIMER2B_Handler ; 99: Wide Timer 2 subtimer B
DCD WTIMER3A_Handler ; 100: Wide Timer 3 subtimer A
DCD WTIMER3B_Handler ; 101: Wide Timer 3 subtimer B
DCD WTIMER4A_Handler ; 102: Wide Timer 4 subtimer A
DCD WTIMER4B_Handler ; 103: Wide Timer 4 subtimer B
DCD WTIMER5A_Handler ; 104: Wide Timer 5 subtimer A
DCD WTIMER5B_Handler ; 105: Wide Timer 5 subtimer B
DCD FPU_Handler ; 106: FPU
DCD 0 ; 107: Reserved
DCD 0 ; 108: Reserved
DCD I2C4_Handler ; 109: I2C4 Master and Slave
DCD I2C5_Handler ; 110: I2C5 Master and Slave
DCD GPIOM_Handler ; 111: GPIO Port M
DCD GPION_Handler ; 112: GPIO Port N
DCD QEI2_Handler ; 113: Quadrature Encoder 2
DCD 0 ; 114: Reserved
DCD 0 ; 115: Reserved
DCD GPIOP0_Handler ; 116: GPIO Port P (Summary or P0)
DCD GPIOP1_Handler ; 117: GPIO Port P1
DCD GPIOP2_Handler ; 118: GPIO Port P2
DCD GPIOP3_Handler ; 119: GPIO Port P3
DCD GPIOP4_Handler ; 120: GPIO Port P4
DCD GPIOP5_Handler ; 121: GPIO Port P5
DCD GPIOP6_Handler ; 122: GPIO Port P6
DCD GPIOP7_Handler ; 123: GPIO Port P7
DCD GPIOQ0_Handler ; 124: GPIO Port Q (Summary or Q0)
DCD GPIOQ1_Handler ; 125: GPIO Port Q1
DCD GPIOQ2_Handler ; 126: GPIO Port Q2
DCD GPIOQ3_Handler ; 127: GPIO Port Q3
DCD GPIOQ4_Handler ; 128: GPIO Port Q4
DCD GPIOQ5_Handler ; 129: GPIO Port Q5
DCD GPIOQ6_Handler ; 130: GPIO Port Q6
DCD GPIOQ7_Handler ; 131: GPIO Port Q7
DCD GPIOR_Handler ; 132: GPIO Port R
DCD GPIOS_Handler ; 133: GPIO Port S
DCD PMW1_0_Handler ; 134: PWM 1 Generator 0
DCD PWM1_1_Handler ; 135: PWM 1 Generator 1
DCD PWM1_2_Handler ; 136: PWM 1 Generator 2
DCD PWM1_3_Handler ; 137: PWM 1 Generator 3
DCD PWM1_FAULT_Handler ; 138: PWM 1 Fault
__Vectors_End
__Vectors_Size EQU __Vectors_End - __Vectors
AREA |.text|, CODE, READONLY
; Reset Handler
Reset_Handler PROC
EXPORT Reset_Handler [WEAK]
; CPACR is located at address 0xE000ED88
LDR.W R0, =0xE000ED88
; Read CPACR
LDR R1, [R0]
; Set bits 20-23 to enable CP10 and CP11 coprocessors
ORR R1, R1, #(0xF << 20)
; Write back the modified value to the CPACR
STR R1, [R0]; wait for store to complete
DSB
;reset pipeline now the FPU is enabled
ISB
IMPORT __main
LDR R0, =__main
BX R0
ENDP
; Dummy Exception Handlers (infinite loops which can be modified)
NMI_Handler PROC
EXPORT NMI_Handler [WEAK]
B .
ENDP
HardFault_Handler\
PROC
EXPORT HardFault_Handler [WEAK]
B .
ENDP
MemManage_Handler\
PROC
EXPORT MemManage_Handler [WEAK]
B .
ENDP
BusFault_Handler\
PROC
EXPORT BusFault_Handler [WEAK]
B .
ENDP
UsageFault_Handler\
PROC
EXPORT UsageFault_Handler [WEAK]
B .
ENDP
SVC_Handler PROC
EXPORT SVC_Handler [WEAK]
B .
ENDP
DebugMon_Handler\
PROC
EXPORT DebugMon_Handler [WEAK]
B .
ENDP
PendSV_Handler\
PROC
EXPORT PendSV_Handler [WEAK]
B .
ENDP
SysTick_Handler\
PROC
EXPORT SysTick_Handler [WEAK]
B .
ENDP
GPIOA_Handler\
PROC
EXPORT GPIOA_Handler [WEAK]
B .
ENDP
GPIOB_Handler\
PROC
EXPORT GPIOB_Handler [WEAK]
B .
ENDP
GPIOC_Handler\
PROC
EXPORT GPIOC_Handler [WEAK]
B .
ENDP
GPIOD_Handler\
PROC
EXPORT GPIOD_Handler [WEAK]
B .
ENDP
GPIOE_Handler\
PROC
EXPORT GPIOE_Handler [WEAK]
B .
ENDP
UART0_Handler\
PROC
EXPORT UART0_Handler [WEAK]
B .
ENDP
UART1_Handler\
PROC
EXPORT UART1_Handler [WEAK]
B .
ENDP
SSI0_Handler\
PROC
EXPORT SSI0_Handler [WEAK]
B .
ENDP
I2C0_Handler\
PROC
EXPORT I2C0_Handler [WEAK]
B .
ENDP
PMW0_FAULT_Handler\
PROC
EXPORT PMW0_FAULT_Handler [WEAK]
B .
ENDP
PWM0_0_Handler\
PROC
EXPORT PWM0_0_Handler [WEAK]
B .
ENDP
PWM0_1_Handler\
PROC
EXPORT PWM0_1_Handler [WEAK]
B .
ENDP
PWM0_2_Handler\
PROC
EXPORT PWM0_2_Handler [WEAK]
B .
ENDP
QEI0_Handler\
PROC
EXPORT QEI0_Handler [WEAK]
B .
ENDP
ADC0SS0_Handler\
PROC
EXPORT ADC0SS0_Handler [WEAK]
B .
ENDP
ADC0SS1_Handler\
PROC
EXPORT ADC0SS1_Handler [WEAK]
B .
ENDP
ADC0SS2_Handler\
PROC
EXPORT ADC0SS2_Handler [WEAK]
B .
ENDP
ADC0SS3_Handler\
PROC
EXPORT ADC0SS3_Handler [WEAK]
B .
ENDP
WDT0_Handler\
PROC
EXPORT WDT0_Handler [WEAK]
B .
ENDP
TIMER0A_Handler\
PROC
EXPORT TIMER0A_Handler [WEAK]
B .
ENDP
TIMER0B_Handler\
PROC
EXPORT TIMER0B_Handler [WEAK]
B .
ENDP
TIMER1A_Handler\
PROC
EXPORT TIMER1A_Handler [WEAK]
B .
ENDP
TIMER1B_Handler\
PROC
EXPORT TIMER1B_Handler [WEAK]
B .
ENDP
TIMER2A_Handler\
PROC
EXPORT TIMER2A_Handler [WEAK]
B .
ENDP
TIMER2B_Handler\
PROC
EXPORT TIMER2B_Handler [WEAK]
B .
ENDP
COMP0_Handler\
PROC
EXPORT COMP0_Handler [WEAK]
B .
ENDP
COMP1_Handler\
PROC
EXPORT COMP1_Handler [WEAK]
B .
ENDP
COMP2_Handler\
PROC
EXPORT COMP2_Handler [WEAK]
B .
ENDP
SYSCTL_Handler\
PROC
EXPORT SYSCTL_Handler [WEAK]
B .
ENDP
FLASH_Handler\
PROC
EXPORT FLASH_Handler [WEAK]
B .
ENDP
GPIOF_Handler\
PROC
EXPORT GPIOF_Handler [WEAK]
B .
ENDP
GPIOG_Handler\
PROC
EXPORT GPIOG_Handler [WEAK]
B .
ENDP
GPIOH_Handler\
PROC
EXPORT GPIOH_Handler [WEAK]
B .
ENDP
UART2_Handler\
PROC
EXPORT UART2_Handler [WEAK]
B .
ENDP
SSI1_Handler\
PROC
EXPORT SSI1_Handler [WEAK]
B .
ENDP
TIMER3A_Handler\
PROC
EXPORT TIMER3A_Handler [WEAK]
B .
ENDP
TIMER3B_Handler\
PROC
EXPORT TIMER3B_Handler [WEAK]
B .
ENDP
I2C1_Handler\
PROC
EXPORT I2C1_Handler [WEAK]
B .
ENDP
QEI1_Handler\
PROC
EXPORT QEI1_Handler [WEAK]
B .
ENDP
CAN0_Handler\
PROC
EXPORT CAN0_Handler [WEAK]
B .
ENDP
CAN1_Handler\
PROC
EXPORT CAN1_Handler [WEAK]
B .
ENDP
CAN2_Handler\
PROC
EXPORT CAN2_Handler [WEAK]
B .
ENDP
HIB_Handler\
PROC
EXPORT HIB_Handler [WEAK]
B .
ENDP
USB0_Handler\
PROC
EXPORT USB0_Handler [WEAK]
B .
ENDP
PWM0_3_Handler\
PROC
EXPORT PWM0_3_Handler [WEAK]
B .
ENDP
UDMA_Handler\
PROC
EXPORT UDMA_Handler [WEAK]
B .
ENDP
UDMAERR_Handler\
PROC
EXPORT UDMAERR_Handler [WEAK]
B .
ENDP
ADC1SS0_Handler\
PROC
EXPORT ADC1SS0_Handler [WEAK]
B .
ENDP
ADC1SS1_Handler\
PROC
EXPORT ADC1SS1_Handler [WEAK]
B .
ENDP
ADC1SS2_Handler\
PROC
EXPORT ADC1SS2_Handler [WEAK]
B .
ENDP
ADC1SS3_Handler\
PROC
EXPORT ADC1SS3_Handler [WEAK]
B .
ENDP
GPIOJ_Handler\
PROC
EXPORT GPIOJ_Handler [WEAK]
B .
ENDP
GPIOK_Handler\
PROC
EXPORT GPIOK_Handler [WEAK]
B .
ENDP
GPIOL_Handler\
PROC
EXPORT GPIOL_Handler [WEAK]
B .
ENDP
SSI2_Handler\
PROC
EXPORT SSI2_Handler [WEAK]
B .
ENDP
SSI3_Handler\
PROC
EXPORT SSI3_Handler [WEAK]
B .
ENDP
UART3_Handler\
PROC
EXPORT UART3_Handler [WEAK]
B .
ENDP
UART4_Handler\
PROC
EXPORT UART4_Handler [WEAK]
B .
ENDP
UART5_Handler\
PROC
EXPORT UART5_Handler [WEAK]
B .
ENDP
UART6_Handler\
PROC
EXPORT UART6_Handler [WEAK]
B .
ENDP
UART7_Handler\
PROC
EXPORT UART7_Handler [WEAK]
B .
ENDP
I2C2_Handler\
PROC
EXPORT I2C2_Handler [WEAK]
B .
ENDP
I2C3_Handler\
PROC
EXPORT I2C3_Handler [WEAK]
B .
ENDP
TIMER4A_Handler\
PROC
EXPORT TIMER4A_Handler [WEAK]
B .
ENDP
TIMER4B_Handler\
PROC
EXPORT TIMER4B_Handler [WEAK]
B .
ENDP
TIMER5A_Handler\
PROC
EXPORT TIMER5A_Handler [WEAK]
B .
ENDP
TIMER5B_Handler\
PROC
EXPORT TIMER5B_Handler [WEAK]
B .
ENDP
WTIMER0A_Handler\
PROC
EXPORT WTIMER0A_Handler [WEAK]
B .
ENDP
WTIMER0B_Handler\
PROC
EXPORT WTIMER0B_Handler [WEAK]
B .
ENDP
WTIMER1A_Handler\
PROC
EXPORT WTIMER1A_Handler [WEAK]
B .
ENDP
WTIMER1B_Handler\
PROC
EXPORT WTIMER1B_Handler [WEAK]
B .
ENDP
WTIMER2A_Handler\
PROC
EXPORT WTIMER2A_Handler [WEAK]
B .
ENDP
WTIMER2B_Handler\
PROC
EXPORT WTIMER2B_Handler [WEAK]
B .
ENDP
WTIMER3A_Handler\
PROC
EXPORT WTIMER3A_Handler [WEAK]
B .
ENDP
WTIMER3B_Handler\
PROC
EXPORT WTIMER3B_Handler [WEAK]
B .
ENDP
WTIMER4A_Handler\
PROC
EXPORT WTIMER4A_Handler [WEAK]
B .
ENDP
WTIMER4B_Handler\
PROC
EXPORT WTIMER4B_Handler [WEAK]
B .
ENDP
WTIMER5A_Handler\
PROC
EXPORT WTIMER5A_Handler [WEAK]
B .
ENDP
WTIMER5B_Handler\
PROC
EXPORT WTIMER5B_Handler [WEAK]
B .
ENDP
FPU_Handler\
PROC
EXPORT FPU_Handler [WEAK]
B .
ENDP
I2C4_Handler\
PROC
EXPORT I2C4_Handler [WEAK]
B .
ENDP
I2C5_Handler\
PROC
EXPORT I2C5_Handler [WEAK]
B .
ENDP
GPIOM_Handler\
PROC
EXPORT GPIOM_Handler [WEAK]
B .
ENDP
GPION_Handler\
PROC
EXPORT GPION_Handler [WEAK]
B .
ENDP
QEI2_Handler\
PROC
EXPORT QEI2_Handler [WEAK]
B .
ENDP
GPIOP0_Handler\
PROC
EXPORT GPIOP0_Handler [WEAK]
B .
ENDP
GPIOP1_Handler\
PROC
EXPORT GPIOP1_Handler [WEAK]
B .
ENDP
GPIOP2_Handler\
PROC
EXPORT GPIOP2_Handler [WEAK]
B .
ENDP
GPIOP3_Handler\
PROC
EXPORT GPIOP3_Handler [WEAK]
B .
ENDP
GPIOP4_Handler\
PROC
EXPORT GPIOP4_Handler [WEAK]
B .
ENDP
GPIOP5_Handler\
PROC
EXPORT GPIOP5_Handler [WEAK]
B .
ENDP
GPIOP6_Handler\
PROC
EXPORT GPIOP6_Handler [WEAK]
B .
ENDP
GPIOP7_Handler\
PROC
EXPORT GPIOP7_Handler [WEAK]
B .
ENDP
GPIOQ0_Handler\
PROC
EXPORT GPIOQ0_Handler [WEAK]
B .
ENDP
GPIOQ1_Handler\
PROC
EXPORT GPIOQ1_Handler [WEAK]
B .
ENDP
GPIOQ2_Handler\
PROC
EXPORT GPIOQ2_Handler [WEAK]
B .
ENDP
GPIOQ3_Handler\
PROC
EXPORT GPIOQ3_Handler [WEAK]
B .
ENDP
GPIOQ4_Handler\
PROC
EXPORT GPIOQ4_Handler [WEAK]
B .
ENDP
GPIOQ5_Handler\
PROC
EXPORT GPIOQ5_Handler [WEAK]
B .
ENDP
GPIOQ6_Handler\
PROC
EXPORT GPIOQ6_Handler [WEAK]
B .
ENDP
GPIOQ7_Handler\
PROC
EXPORT GPIOQ7_Handler [WEAK]
B .
ENDP
GPIOR_Handler\
PROC
EXPORT GPIOR_Handler [WEAK]
B .
ENDP
GPIOS_Handler\
PROC
EXPORT GPIOS_Handler [WEAK]
B .
ENDP
PMW1_0_Handler\
PROC
EXPORT PMW1_0_Handler [WEAK]
B .
ENDP
PWM1_1_Handler\
PROC
EXPORT PWM1_1_Handler [WEAK]
B .
ENDP
PWM1_2_Handler\
PROC
EXPORT PWM1_2_Handler [WEAK]
B .
ENDP
PWM1_3_Handler\
PROC
EXPORT PWM1_3_Handler [WEAK]
B .
ENDP
PWM1_FAULT_Handler\
PROC
EXPORT PWM1_FAULT_Handler [WEAK]
B .
ENDP
ALIGN
; User Initial Stack & Heap
IF :DEF:__MICROLIB
EXPORT __initial_sp
EXPORT __heap_base
EXPORT __heap_limit
ELSE
IMPORT __use_two_region_memory
EXPORT __user_initial_stackheap
__user_initial_stackheap
LDR R0, = Heap_Mem
LDR R1, =(Stack_Mem + Stack_Size)
LDR R2, = (Heap_Mem + Heap_Size)
LDR R3, = Stack_Mem
BX LR
ALIGN
ENDIF
END