Skip to content
View RaleighGithub's full-sized avatar
  • Taiwan

Block or report RaleighGithub

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
Stars

EVB Code

EVB Source Code
5 repositories

The repository contains the design database and documentation for Electric Drives Demonstration Platform

VHDL 96 36 Updated Dec 20, 2022

I2C Slave Interface (Vhdl)

VHDL 22 5 Updated Feb 21, 2022

I2C Master FSM (vhdl)

VHDL 11 5 Updated Jun 8, 2016

Example code showing different communications such as TTL, SPI and I2C.

VHDL 12 3 Updated Apr 16, 2021

A simple implementation of a UART modem in Verilog.

Verilog 121 22 Updated Nov 10, 2021