@@ -2244,16 +2244,16 @@ def stage_output_eq_pre_cursor_target_rx(self, host_lanes_mask, si_settings):
2244
2244
'''
2245
2245
This function applies RX output eq pre cursor settings
2246
2246
'''
2247
+ rx_pre_max_val = self .get_rx_output_eq_pre_max_val ()
2248
+ if rx_pre_max_val is None :
2249
+ return False
2247
2250
for lane in range (self .NUM_CHANNELS ):
2248
2251
if ((1 << lane ) & host_lanes_mask ) == 0 :
2249
2252
continue
2250
2253
lane = lane + 1
2251
2254
si_key_lane = "{}{}" .format (consts .OUTPUT_EQ_PRE_CURSOR_TARGET_RX , lane )
2252
2255
val = si_settings [si_key_lane ]
2253
- if val is None :
2254
- return False
2255
- rx_pre_max_val = self .get_rx_output_eq_pre_max_val ()
2256
- if rx_pre_max_val is None or val > rx_pre_max_val :
2256
+ if val is None or val > rx_pre_max_val :
2257
2257
return False
2258
2258
pre_val = 0
2259
2259
if (lane % 2 ) == 0 :
@@ -2274,16 +2274,16 @@ def stage_output_eq_post_cursor_target_rx(self, host_lanes_mask, si_settings):
2274
2274
'''
2275
2275
This function applies RX output eq post cursor settings
2276
2276
'''
2277
+ rx_post_max_val = self .get_rx_output_eq_post_max_val ()
2278
+ if rx_post_max_val is None :
2279
+ return False
2277
2280
for lane in range (self .NUM_CHANNELS ):
2278
2281
if ((1 << lane ) & host_lanes_mask ) == 0 :
2279
2282
continue
2280
2283
lane = lane + 1
2281
2284
si_key_lane = "{}{}" .format (consts .OUTPUT_EQ_POST_CURSOR_TARGET_RX , lane )
2282
2285
val = si_settings [si_key_lane ]
2283
- if val is None :
2284
- return False
2285
- rx_post_max_val = self .get_rx_output_eq_post_max_val ()
2286
- if rx_post_max_val is None or val > rx_post_max_val :
2286
+ if val is None or val > rx_post_max_val :
2287
2287
return False
2288
2288
pre_val = 0
2289
2289
if (lane % 2 ) == 0 :
@@ -2304,16 +2304,16 @@ def stage_output_amp_target_rx(self, host_lanes_mask, si_settings):
2304
2304
'''
2305
2305
This function applies RX output amp settings
2306
2306
'''
2307
+ rx_amp_max_val = self .get_rx_output_amp_max_val ()
2308
+ if rx_amp_max_val is None :
2309
+ return False
2307
2310
for lane in range (self .NUM_CHANNELS ):
2308
2311
if ((1 << lane ) & host_lanes_mask ) == 0 :
2309
2312
continue
2310
2313
lane = lane + 1
2311
2314
si_key_lane = "{}{}" .format (consts .OUTPUT_AMPLITUDE_TARGET_RX , lane )
2312
2315
val = si_settings [si_key_lane ]
2313
- if val is None :
2314
- return False
2315
- rx_amp_max_val = self .get_rx_output_amp_max_val ()
2316
- if rx_amp_max_val is None or val > rx_amp_max_val :
2316
+ if val is None or val > rx_amp_max_val :
2317
2317
return False
2318
2318
pre_val = 0
2319
2319
if (lane % 2 ) == 0 :
@@ -2334,16 +2334,16 @@ def stage_fixed_input_target_tx(self, host_lanes_mask, si_settings):
2334
2334
'''
2335
2335
This function applies fixed TX input si settings
2336
2336
'''
2337
+ tx_fixed_input = self .get_tx_input_eq_max_val ()
2338
+ if tx_fixed_input is None :
2339
+ return False
2337
2340
for lane in range (self .NUM_CHANNELS ):
2338
2341
if ((1 << lane ) & host_lanes_mask ) == 0 :
2339
2342
continue
2340
2343
lane = lane + 1
2341
2344
si_key_lane = "{}{}" .format (consts .FIXED_INPUT_EQ_TARGET_TX , lane )
2342
2345
val = si_settings [si_key_lane ]
2343
- if val is None :
2344
- return False
2345
- tx_fixed_input = self .get_tx_input_eq_max_val ()
2346
- if tx_fixed_input is None or val > tx_fixed_input :
2346
+ if val is None or val > tx_fixed_input :
2347
2347
return False
2348
2348
pre_val = 0
2349
2349
if (lane % 2 ) == 0 :
0 commit comments