Skip to content

Latest commit

 

History

History
5 lines (4 loc) · 249 Bytes

README.md

File metadata and controls

5 lines (4 loc) · 249 Bytes

Project Description

This is a Verilog library intended for fast, modular hardware implementation of neural networks.

Current Status

The project is currently under private development. The first release version will appear here at this repo.