diff --git a/categories.py b/categories.py index cdda3faf562a..8203a5e963c4 100644 --- a/categories.py +++ b/categories.py @@ -7,11 +7,11 @@ authors = {} GITHUB_BLACKLIST_AUTHORS = [] -CMSSW_L1 = ["davidlange6", "fabiocos", "kpedro88"] -APPROVE_BUILD_RELEASE = list(set([ "smuzaffar", "slava77" ] + CMSSW_L1)) -REQUEST_BUILD_RELEASE = APPROVE_BUILD_RELEASE -TRIGGER_PR_TESTS = list(set([ "lgray", "bsunanda", "VinInn", "kpedro88", "makortel", "wddgit", "mtosi", "gpetruc", "gartung", "nsmith-"] + REQUEST_BUILD_RELEASE + [ a for a in authors if authors[a]>10 and not a in GITHUB_BLACKLIST_AUTHORS ])) -PR_HOLD_MANAGERS = [ "kpedro88" ] +CMSSW_L1 = ['gartung'] +APPROVE_BUILD_RELEASE = list(set([ 'gartung' ] + CMSSW_L1)) +REQUEST_BUILD_RELEASE = list(set(['gartung'] + APPROVE_BUILD_RELEASE)) +TRIGGER_PR_TESTS = list(set([ "gartung"] + REQUEST_BUILD_RELEASE + [ a for a in authors if authors[a]>10 and not a in GITHUB_BLACKLIST_AUTHORS ])) +PR_HOLD_MANAGERS = [ "gartung" ] COMMON_CATEGORIES = [ "orp", "tests", "code-checks" ] EXTERNAL_CATEGORIES = [ "externals" ] @@ -19,55 +19,11 @@ CMSSW_REPOS = [ gh_user+"/"+gh_cmssw ] CMSDIST_REPOS = [ gh_user+"/"+gh_cmsdist ] -CMSSW_ISSUES_TRACKERS = list(set(CMSSW_L1 + [ "smuzaffar", "Dr15Jones" ])) -COMPARISON_MISSING_MAP = [ "slava77" ] +CMSSW_ISSUES_TRACKERS = list(set(CMSSW_L1 + [ 'gartung' ])) +COMPARISON_MISSING_MAP = [ "gartung" ] CMSSW_L2 = { - "Dr15Jones": ["core", "visualization", "geometry"], - "Martin-Grunewald": ["hlt"], - "alberto-sanchez": ["generators"], - "agrohsje": ["generators"], - "alja": ["visualization"], - "andrius-k": ["dqm"], - "benkrikler": ["l1"], - "civanch": ["simulation", "geometry", "fastsim"], - "cmsdoxy": ["docs"], - "cvuosalo": ["geometry"], - "davidlange6": ["operations"], - "efeyazgan": ["generators"], - "emeschi": ["daq"], - "fabiocos": ["operations"], - "fgolf": ["xpog"], - "franzoni": ["operations", "alca"], - "fwyzard": ["hlt"], - "ggovi": ["db"], - "gudrutis": ["externals"], - "ianna": ["geometry"], - "jfernan2": ["dqm"], - "kmaeshima": ["dqm"], - "fioriNTU": ["dqm"], - "kpedro88": ["upgrade"], - "lveldere": ["fastsim"], - "mdhildreth": ["simulation", "geometry", "fastsim"], - "mommsen": ["daq"], - "mrodozov": ["externals"], - "perrotta": ["reconstruction"], - "peruzzim": ["xpog"], - "pgunnell": ["pdmv"], - "pohsun": ["alca"], - "prebello": ["pdmv"], - "qliphy": ["generators"], - "rekovic": ["l1"], - "santocch": ["analysis"], - "sbein": ["fastsim"], - "schneiml": ["dqm"], - "slava77": ["reconstruction"], - "smuzaffar": ["core", "externals"], - "ssekmen": ["fastsim"], - "tlampen": ["alca"], - "tocheng": ["alca"], - "zhenhu": ["pdmv"], - "christopheralanwest": ["alca"], + "gartung": ["larsoft","larsoftobj"], CMSBUILD_USER: ["tests" ], } @@ -75,11 +31,8 @@ CMS_REPOS = set(CMSDIST_REPOS + CMSSW_REPOS + EXTERNAL_REPOS) from datetime import datetime COMMENT_CONVERSION = {} -COMMENT_CONVERSION['kpedro88']={'comments_before': datetime.strptime('2018-07-13','%Y-%m-%d'), 'comments':[('+1', '+upgrade')]} def external_to_package(repo_fullname): org, repo = repo_fullname.split("/",1) - if org == "cms-data": - return repo.replace('-','/') - return '' + return repo diff --git a/cms_static.py b/cms_static.py index de3893814543..bc6a58cb3818 100644 --- a/cms_static.py +++ b/cms_static.py @@ -1,7 +1,7 @@ GH_CMSSW_ORGANIZATION = 'LArSoft' GH_CMSSW_REPO = 'larsoft' GH_CMSDIST_REPO = 'cmsdist' -BUILD_REL = '^[Bb]uild[ ]+LArSoft[ ]+v(_[0-9]*)*' +BUILD_REL = '^[Bb]uild[ ]+(LArSoft[ ]+)(v[0-9]+_[0-9]+_[0-9]+)' NEW_ISSUE_PREFIX = 'A new Issue was created by ' NEW_PR_PREFIX = 'A new Pull Request was created by ' ISSUE_SEEN_MSG = '^A new (Pull Request|Issue) was created by ' diff --git a/config.map b/config.map index 8d3941329f96..310a7466069d 100644 --- a/config.map +++ b/config.map @@ -1,3 +1,4 @@ +SCRAM_ARCH=slc7_amd64_gcc700;PKGTOOLS_TAG=V00-32-XX;CMSDIST_TAG=IB/CMSSW_11_0_X/gcc700;RELEASE_BRANCH=master;RELEASE_QUEUE=v08_00_X;BUILD_PATCH_RELEASE=1;ADDITIONAL_TESTS=HLT,baseline,static-checks,fwlite,valgrind,igprof-mp,igprof-pp,iwyu,lizard,flawfinder,check-headers,cfipython,gpu,python3,invalid-includes;PR_TESTS=1;PROD_ARCH=1;ENABLE_DEBUG=1;PRS_TEST_CLANG=1;DOCKER_IMG=cmssw/cc7:latest; SCRAM_ARCH=slc7_amd64_gcc700;PKGTOOLS_TAG=V00-32-XX;CMSDIST_TAG=IB/CMSSW_11_0_X/gcc700;RELEASE_BRANCH=master;RELEASE_QUEUE=CMSSW_11_0_X;BUILD_PATCH_RELEASE=1;ADDITIONAL_TESTS=HLT,baseline,static-checks,fwlite,valgrind,igprof-mp,igprof-pp,iwyu,lizard,flawfinder,check-headers,cfipython,gpu,python3,invalid-includes;PR_TESTS=1;PROD_ARCH=1;ENABLE_DEBUG=1;PRS_TEST_CLANG=1;DOCKER_IMG=cmssw/cc7:latest; SCRAM_ARCH=slc7_amd64_gcc700;PKGTOOLS_TAG=V00-32-XX;CMSDIST_TAG=IB/CMSSW_11_0_X/geant104;RELEASE_BRANCH=master;RELEASE_QUEUE=CMSSW_11_0_GEANT104_X;DOCKER_IMG=cmssw/cc7:latest;BUILD_HOUR=24; SCRAM_ARCH=slc7_amd64_gcc820;PKGTOOLS_TAG=V00-32-XX;CMSDIST_TAG=IB/CMSSW_11_0_X/gcc820;RELEASE_BRANCH=master;RELEASE_QUEUE=CMSSW_11_0_X;DOCKER_IMG=cmssw/cc7:latest;BUILD_HOUR=23; diff --git a/process-build-release-request b/process-build-release-request index e68201e58c0d..2bb13db8a4b5 100755 --- a/process-build-release-request +++ b/process-build-release-request @@ -42,11 +42,11 @@ NOT_AUTHORIZED_MSG = 'You are not authorized to request the build of a release.' CONFIG_MAP_FILE = CMS_BOT_DIR+'/config.map' NO_ARCHS_FOUND_MSG = 'No architecures to build found for {rel_name}. Please check that you entered a ' \ 'valid release name or that the IBs are currently enabled for {queue}' -RELEASE_BASE_URL = 'https://github.com/cms-sw/cmssw/releases/tag/%s' -BASE_BRANCH_URL = ' https://github.com/cms-sw/cmssw/tree/%s' +RELEASE_BASE_URL = 'https://github.com/LArSoft/larsoft/releases/tag/%s' +BASE_BRANCH_URL = ' https://github.com/LArSoft/larsoft/tree/%s' RELEASE_CREATED_MSG = 'Release created: {rel_name}. The tag was created on top of branch: {base_branch}' RELEASE_CREATION_FAIL_MSG = 'There was an error while attempting to create {rel_name}. ' \ - 'Please check if it already exists https://github.com/cms-sw/cmssw/releases' + 'Please check if it already exists https://github.com/LArSoft/larsoft/releases' WRONG_RELEASE_NAME_MSG = 'The release name is malformed. Please check for typos.' ACK_MSG = 'Request received. I will start to build the release after one of the following approve ' \ 'the issue: {approvers_list}. You can do this by writing "+1" in a ' \ @@ -86,7 +86,7 @@ PROD_ARCH_NOT_READY_MSG = 'ATTENTION!!! The production architecture ({prod_arch} 'This needs to be checked before asking me to generate the release notes.\n'\ 'When the production architecture is installed successfully, I will generate the release notes.'\ ' You don\'t need to write the command again.' -REL_NAME_REGEXP="(v_[0-9]+_[0-9]+)_[0-9]+(_SLHC[0-9]*|)(_pre[0-9]+|_[a-zA-Z]*patch[0-9]+|)(_[^_]*|)" +REL_NAME_REGEXP="(v[0-9]+)(_[0-9]+)(_[0-9]+)(_SLHC[0-9]*|)(_pre[0-9]+|_[a-zA-Z]*patch[0-9]+|)(_[^_]*|)" UPLOAD_COMMENT = 'upload %s' UPLOAD_ALL_COMMENT = '^[uU]pload all$' ABORT_COMMENT = '^[Aa]bort$' @@ -107,7 +107,7 @@ ANNOUNCEMENT_TEMPLATE = 'Hi all,\n\n' \ '{production_arch} (production)\n'\ '{rest_of_archs}'\ 'The release notes of what changed with respect to {prev_release} can be found at:\n\n'\ - 'https://github.com/cms-sw/cmssw/releases/{rel_name}\n'\ + 'https://github.com/LArSoft/larsoft/releases/{rel_name}\n'\ '{description}'\ 'Cheers,\n'\ 'cms-bot' @@ -370,7 +370,7 @@ def delete_release_github( release_name ): return "Release %s not found." % release_name releaseId = matchingRelease[0] - url = "https://api.github.com/repos/cms-sw/cmssw/releases/%s" % releaseId + url = "https://api.github.com/repos/LArSoft/larsoft/releases/%s" % releaseId request = Request( url, headers={"Authorization" : "token " + GH_TOKEN }) request.get_method = lambda: 'DELETE' @@ -803,7 +803,9 @@ if __name__ == "__main__": print('This is a pull request, ignoring.') exit( 0 ) + print(issue.title) title_match = re.match(BUILD_REL, issue.title) + assert(title_match) # 2. Is this issue meant to build a release? if not title_match: @@ -813,14 +815,14 @@ if __name__ == "__main__": ALL_LABELS = [ l.name for l in cmssw_repo.get_labels() ] print("All labels:",ALL_LABELS) comments = [ c for c in issue.get_comments( ) ] - - release_name = title_match.group(1) + release_name = title_match.groups()[1] # Get the release queue from the release name. print(release_name) issue_body = issue.body.encode("ascii", "ignore").strip() release_queue = None rel_name_match = re.match( REL_NAME_REGEXP, release_name ) + assert(rel_name_match) if "RELEASE_QUEUE:" in issue_body: release_queue = issue_body.split("RELEASE_QUEUE:",1)[1].split("\n",1)[0].strip() print("Found forces release queue:",release_queue) diff --git a/releases.map b/releases.map index d3c7e1598e99..f7e274038653 100644 --- a/releases.map +++ b/releases.map @@ -1,2407 +1 @@ -architecture=slc7_amd64_gcc700;label=CMSSW_11_0_X;type=Development;state=IB;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_X;type=Development;state=IB;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_5_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_X_SLHC;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_2_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_3_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_4_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_9_1_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_MAOD_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_AN_X;type=Development;state=IB;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_X;type=Development;state=IB;prodarch=1; -architecture=slc5_amd64_gcc451;label=CMSSW_4_2_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc451;label=CMSSW_4_2_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc451;label=CMSSW_4_2_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc451;label=CMSSW_4_3_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc451;label=CMSSW_4_3_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc451;label=CMSSW_4_3_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_1_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_1_1_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_1_1_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_1_1_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_1_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_1_2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_1_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_0_pre6DQM;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_0_pre6_TS117498;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_3_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_3_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_3_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_3_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_hltpatch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_hltpatch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_hltpatch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_5_cand1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_5_ecalpatch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_5_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_5_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_5_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_6_hltpatch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_6_hltpatch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_6_hltpatch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_6_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_6_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_7_cand1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_7_cand3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_7_cand4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_8;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_8_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_patch5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_12_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_12_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_13_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_13_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_1_TS120913;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_1_TS121128;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_3_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_3_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_TS125616patch1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_patch6;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_9_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_9_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_9_sherpa2beta2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_SLHCtkpre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_TS123032;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_TS123272;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre10;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre11;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre1_LOOPER;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre1_LOOPER_patch1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre6Nmix;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre6g495p01;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre7py273;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1_PostLS1v1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1_PostLS1v2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1_PostLS1v2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1_PostLS1v2_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1_PostLS1v2_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1_PostLS1v2_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_1_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_1_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_1_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_1_0_pre3_TS124729;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_6_1_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre2_TS113282;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre3HLT;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_0_6_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_0_8_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_0_9_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_0_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_0_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_1_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_1_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_1_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_1_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_2_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_2_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_2_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_2_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_2_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_2_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_2_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1_HLT1;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1_HLT2;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1_HLT3;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1_HLT4;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1_HLT5;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1_HLT6;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_3_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_DAQ1;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_10;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_12;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_3g483;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_7;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_8;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=CMSSW_1_4_9;type=Production;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=ECALTBH4_0_2_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=ECALTBH4_0_2_2;type=Development;state=Deprecated;prodarch=1; -architecture=slc3_ia32_gcc323;label=ECALTBH4_0_4_0;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre6_TS126203_TS126341;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre6_TS126203_TS126341_patch1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre6g496cand01;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre7_TS127013;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC7;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre7_TS132947;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre7_TS133806;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_3_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_3_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_3_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_4_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_4_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_4_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_4_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_6_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_7;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_7_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_7_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_7_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch6;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch8;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_1_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_1_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_2_SLHC_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_2_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_SLHC2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_SLHC2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_SLHC3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_SLHC4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_SLHC4_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_SLHC_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_patch5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4_g93p01;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4_g94p02;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4_g94p03c;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4_hltpatch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_hltpatch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_hltpatch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_hltpatch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHC1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHC1_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHC2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHC2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHC2_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal2_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal2_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal4_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal4_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal4_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal6;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCstd;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCstd2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCstd2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCstd2_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCstd_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk3_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk3_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_p7rootfix;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch6;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_bphpatch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_bphpatch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_bphpatch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_dqmpatch1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_dqmpatch2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre6_dqmIO;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre6_r528;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre10;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre7_g494p02;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_p10JEmalloc;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch10;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch6;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch7;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch9;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_5_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_5_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_g4emtest;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre5_root532rc1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre6g494;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre7pythia424;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_1_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_1_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_0_1_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_1_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_5_1_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_3_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_3_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_3_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_3_1_HLT2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_3_1_HLT3;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_3_1_HLT4;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_3_1_HLT5;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_3_1_HLT6;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_3_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_3_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_3_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_DAQ1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_3g483;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_4_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_5_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_5_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_5_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_5_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_DAQ1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_DAQ2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_DAQ3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre10;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre11;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre12;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre13;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre14;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_10;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_10_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_10_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_11;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_12;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_1_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_1_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_2_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_5_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_5_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_6_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_6_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_7;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_8;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_8_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_8_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_9;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_9_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_6_9_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre11;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre12;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre13;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_3_g490p1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_5_g491;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_5_g491p1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_7;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_7_X;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre0;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre10;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre3a;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_1_8_X;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_10;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_11;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_12;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_7;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_8;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_9;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_0_X;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre10;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre11;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre5g491p02;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_10;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_10_patch1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_10_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_11;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_12;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_17;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_7;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_8;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_1_9;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_10;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_10_HLT;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11_HLT;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11_HLT_onlpatch;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11_HLT_onlpatch1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11_HLT_onlpatch2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11_offpatch;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11_offpatch1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_12;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_12_HLT;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_13;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_13_HLT;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_13_offpatch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_6_HLT;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_7;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_2_2_8;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre10;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_0_X;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_pre10;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_pre11;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_1_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_1_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_2_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_2_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_2_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_2_2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_2_2_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_2_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_2_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_2_4_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_2_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_2_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_2_7;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_2_8;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_3_TSG;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_3_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_5_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_5_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_5_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_5_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_6_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_6_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_6_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_6_patch5;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_3_6_patch6;type=Production;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_4_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_4_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc4_ia32_gcc345;label=CMSSW_3_4_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=osx106_amd64_gcc421;label=CMSSW_4_3_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=osx106_amd64_gcc421;label=CMSSW_4_3_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=osx106_amd64_gcc421;label=CMSSW_4_3_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc480;label=CMSSW_6_2_0_p1_gcc481;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre7g494c1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre7io;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre9G493;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_10_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1_HCAL1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1_hclpatch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1_hltpatch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_11_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_4_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_4_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_4_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_4_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_4_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_4_2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_0_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_1_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_1_patch2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_2_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_4_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_4_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_6_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_7;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_7_hltpatch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_8;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_8_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_8_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_8_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_5_8_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre5io;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch6;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch7;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC1_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC1_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC1_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC3_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_hltpatch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_pre5g493ref04;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_7_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_onlpatch2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_onlpatch4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_onlpatch5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_4_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_4_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_4_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_4_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_5_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_5_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_5_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_6_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_6_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_7;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_7_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_8_7_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_1_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_2_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_2_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_2_patch3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_2_patch4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_2_patch5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_3;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_4;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_5;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_5_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_5_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_6;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_7;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_8;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_8_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_8_patch2;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_9;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_3_9_9_patch1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_4_1_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_4_1_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_4_2_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_4_2_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_4_2_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_4_2_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_ia32_gcc434;label=CMSSW_4_2_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_9_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch10;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch11;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch12;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch13;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch14;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch7;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch9;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_onlpatch2;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_onlpatch4;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_5;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_hinpatch1;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_onlpatch2;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal4_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_lowpupatch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch7;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_bphpatch4;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_hltpatch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_hltpatch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT2_hltpatch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT2_onlpatch1;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT3_hltpatch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT3_hltpatch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT3_hltpatch3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_onlpatch1;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch5;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch8;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_3_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_4;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_5;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_5_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_5_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_5_patch5;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_6;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_1_SLHCphase1tk1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_1_SLHCphase2tk1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC2_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC2_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC2_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC4;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC4_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC4_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC6;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC6_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC8;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC8_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC8_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC8_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC8_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC4;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC5;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC6;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre6_patch1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre7_g496p02;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_3_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_3_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_4;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_5;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_5_cand1;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_6;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_7_0_0_pre0;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_7_0_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_7_0_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_pre5slc6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre10;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre11;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre12;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre7_THREADED;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre8_jemalloc341;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_7;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_7_hltpatch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_2_9;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_0;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_10;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_10_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_10_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_patch6;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_sherpa2beta2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_12;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_12_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_12_sherpa2beta2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_13;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_13_cand1;type=Production;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_13_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_14;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_14_LHAPDF590;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_14_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_14_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_14_tauolapp;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2_metpatch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2_patch5;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_3_cand1;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_3_cand1_patch1;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_3_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_TC125616patch1;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_cand1;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_cand1_TTpatch1;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_cand1_patch1;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_cand2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_5;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_6;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_6_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_25nspatch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_alcapatch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_patch5;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8_HI;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8_HI_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8_HI_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_9;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre1;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_6;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_9;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC7;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_10;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre2;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_0_pre13;type=Development;state=Deprecated;prodarch=0; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre13;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_1_10;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_15;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_15;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_THREADED_pre2;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_7;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_7;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_15_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_15_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_0;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_0_XROOTD;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre3;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_7_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_7_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_4_7;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC8;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_16;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_16;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_7_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_7_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_16_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_16_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre4;type=Development;state=Deprecated;prodarch=0; -architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC8_patch5;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC9;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre4_GEANT10;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre4_AK4;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_8;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_8;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_17;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_17;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre5;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc490;label=CMSSW_7_1_0_pre5;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_3_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_3_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC10;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC10;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_3_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_3_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc490;label=CMSSW_7_1_0_pre6;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre6_THREADED;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC11;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC11;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_4;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_0_XROOTD2;type=Development;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC12;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC12;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc490;label=CMSSW_7_1_0_pre7;type=Development;state=Deprecated;prodarch=0; -architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre7;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_9;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_9;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_5;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_5;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_18;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_18;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc490;label=CMSSW_7_1_0_pre8;type=Development;state=Deprecated;prodarch=0; -architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre8;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC12_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC12_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_10_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_0_5_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_5_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC13;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC13;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC13_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC13_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_10;type=Production;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_10;type=Production;state=Deprecated;prodarch=0; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_11;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_11;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc490;label=CMSSW_7_1_0_pre9;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_19;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_19;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC14;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC14;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_6;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc490;label=CMSSW_7_1_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc490;label=CMSSW_7_2_0_pre1;type=Development;state=Deprecated;prodarch=0; -architecture=fc19_aarch64_gcc490;label=CMSSW_7_2_0_pre1;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_1_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc490;label=CMSSW_7_1_1;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc434;label=CMSSW_4_2_10_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_6_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC15;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC15;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_6_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC15_fixTk1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_6_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_20;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_20;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_12;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_7;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_4;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC16;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc490;label=CMSSW_7_2_0_pre3;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC16;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_4_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC16_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC16_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_7_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_6;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_6_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_12_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC17;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC17;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_7;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre3_conddb1;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre3_conddb2;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_8;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC17_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC17_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_8;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC17_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_8_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_9;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC17_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_9;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_9_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc481;label=CMSSW_7_2_0_pre6;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_10;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_9_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC18;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_10_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_21;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_21;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_10_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_9_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC19;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC19;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_22;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_22;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_0_pre1;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_11;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_9_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_2_0;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc481;label=CMSSW_7_3_0_pre1;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_2_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_0_9_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_11_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC20;type=Production;state=Announced;prodarch=1; -architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC20;type=Production;state=Announced;prodarch=0; -architecture=slc5_amd64_gcc462;label=CMSSW_5_3_22_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_22_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_11_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_1_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_1_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_0_pre2;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_1_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_1_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC20_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_0_pre2_DEVEL;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_12;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_23;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_2_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_0_pre3;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_2_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre1;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC21;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC21_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_12_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_0;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_23_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre2;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_0_DEBUG;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_3_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC22;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre2_ROOT6;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC22_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre3_ROOT6;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC23;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre3;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre4_ROOT6;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre4;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_24;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre5;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre5_ROOT6;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC23_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_1_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_1_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_1_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_1_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre6;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_13;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre6_ROOT6;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC23_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_25;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_2_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_2_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_26;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_14;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_2_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_2_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre7;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre7_ROOT6;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_2_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_2_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_2_patch4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_2_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre8;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre8_ROOT6;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_2_patch5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_2_patch5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC24;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre9;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre9;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre9_ROOT6;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_5_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_27;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre1_ROOT5;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_5_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_15;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_15_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_5_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_5_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_2_5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_6;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_6;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_28;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_1_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre3_ROOT5;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_1_ROOT5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25_patch5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_3_6_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_3_6_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre4_ROOT5;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25_patch6;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_16;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_2_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_16_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_3_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC26;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_4_ROOT5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_4_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_4_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_28_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_16_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_4_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_4_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_1_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC26_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_5_ROOT5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_1_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_1_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_5_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_17;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC26_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6_patch5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6_patch6;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_29;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_7;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC26_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_7_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_6_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_17_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_7_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_6_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0_pre2;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_18;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_8;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_8_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_9;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_9_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_19;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_10;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_10_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_10_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_0_pre4;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_11;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_11_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_12;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_0_pre5;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_12_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_12_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_12_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_12_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_30;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_3_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_13;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_19_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_0_pre6;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_14;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_0_pre7;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_15;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_20;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_20_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC26_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_20_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_15_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_8_0_0_pre1;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_31;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_5_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_5_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC27;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_8_0_0_pre2;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_5_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_6;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_5_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_6_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_7;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_7_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_5_patch5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_7_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_7_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_20_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_8_0_0_pre3;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_16;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_8_0_0_pre4;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_32;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_16_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_4_16_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_3_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_3_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_3_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_3_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_0_pre5;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_amd64_gcc493;label=CMSSW_8_0_0_pre5;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_32_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_21;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_0_pre6;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC28;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_21_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_0_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_0_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_32_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_21_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_0_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_0_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre1;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre1;type=Development;state=Deprecated;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre1;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_3_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_3_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_3_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC28_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_22;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre2;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_32_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre2;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre2;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_4;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_3_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_3_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_3_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_5;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_5;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_3_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_3_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_3_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre3;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre3;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre3;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_5_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_5_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_5_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_6;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_6;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_6;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_7;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_7;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_7;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre4;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre4;type=Development;state=Deprecated;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre4;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_7_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_7_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_7_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_7_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_7_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_7_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_7_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_7_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_7_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_8;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_8;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_8;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre5;type=Development;state=Deprecated;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre5;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre5;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_23;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_8_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_8_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_8_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_8_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_8_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_8_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_9;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_9;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_9;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre6;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre6;type=Development;state=Deprecated;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre6;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_10;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_10;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_10;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_10_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_10_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_10_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_8_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_8_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_8_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_5_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_5_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_10_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_10_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_10_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_11;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_11;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_11;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre7;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre7;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre7;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre7;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_24;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_10_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_10_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_10_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_12;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_12;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_12;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre8;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre8;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre8;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre8;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_13;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_13;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_13;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_13_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_13_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_13_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_0_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_0_1;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_0_2;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre1;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre2;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre3;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre4;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre5;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre6;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre7;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre8;type=Development;state=Deprecated;prodarch=0; -architecture=fc22_ppc64le_gcc530;label=CMSSW_8_0_0;type=Production;state=Announced;prodarch=0; -architecture=fc22_ppc64le_gcc530;label=CMSSW_8_0_0_pre6;type=Development;state=Deprecated;prodarch=0; -architecture=fc22_ppc64le_gcc530;label=CMSSW_8_0_2;type=Production;state=Announced;prodarch=0; -architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre1;type=Development;state=Deprecated;prodarch=0; -architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre2;type=Development;state=Deprecated;prodarch=0; -architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre3;type=Development;state=Deprecated;prodarch=0; -architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre4;type=Development;state=Deprecated;prodarch=0; -architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre5;type=Development;state=Deprecated;prodarch=0; -architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre6;type=Development;state=Deprecated;prodarch=0; -architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre7;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_14;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_14;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_14;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre9;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre9;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre9;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre9;type=Development;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre9;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre9_Geant4102;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre9_Geant4102;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_15;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_15;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_15;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_33;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_16;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_16;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_16;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_25;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_17;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_17;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_17;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre10;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre10;type=Development;state=Deprecated;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre10;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre10;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre10;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_18;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_18;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_18;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_18_Geant4102;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_17_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_17_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_17_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_18_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_18_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_18_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch6;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_6;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_6;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_19;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_19;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_19;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre11;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre11;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre11;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_19_Geant4102;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_19_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_19_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_19_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_25_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_20;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_20;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_20;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_34;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_19_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_19_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_19_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre12;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre12;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre12;type=Development;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre12;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch7;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_20_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_20_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_20_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre13;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre13;type=Development;state=Deprecated;prodarch=1; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre13;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre13;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_21;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_21;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre14;type=Development;state=Deprecated;prodarch=1; -architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre14;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre14;type=Development;state=Deprecated;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre14;type=Development;state=Deprecated;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre15;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre15;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre15;type=Development;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre15;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_25_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_22;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_22;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_22;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre16;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre16;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre16;type=Development;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre16;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_23;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_23;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_23;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_23_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_23_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_23_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_23_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_23_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_23_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_24;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_24;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_24;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_25_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc493;label=CMSSW_8_0_24_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_24_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_24_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc600;label=CMSSW_9_0_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_0_pre1;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_0_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_0_pre2;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_0_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_0_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_35;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_0_pre2_ROOT6;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_2_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_2_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_8_2_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_25;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_25_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_2_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_0_pre3;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc620;label=CMSSW_9_0_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_0_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_0_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc620;label=CMSSW_9_0_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_0_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_26;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_26;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_0_pre4;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc620;label=CMSSW_9_0_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_0_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc620;label=CMSSW_9_0_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_0_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_26_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_26_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_6_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_6_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_26_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_26_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_25_patch5;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_3_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_3_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc620;label=CMSSW_9_0_0_pre5;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_0_0_pre5;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_0_0_pre5;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_0_pre5;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc620;label=CMSSW_9_0_0_pre5;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_4_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_4_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_0_0_pre6;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_0_0_pre6;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc620;label=CMSSW_9_0_0_pre6;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_0_pre6;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_4_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_4_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_4_0_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_4_0_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_26;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_0_0_pre6;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_0_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_0_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_0_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_1_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_1_0_pre1;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_1_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_1_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_1_0_pre2;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_1_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_1_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_1_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_0_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_0_1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_0_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_0_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_0_2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_0_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_27;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_27;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_2_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_0_2_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_0_2_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_0_2_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_1_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_1_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_1_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_1_0_pre3;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_28;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_28;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_27;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_0_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_0_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_0_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_1_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_1_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_1_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_1_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_1_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_1_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_1_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_1_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_9_2_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_9_2_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_2_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_2_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_1_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_1_1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_1_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_1_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_0_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_9_2_0_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_0_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_2_0_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_0_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_9_2_0_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_0_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_0_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_0_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_0_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_2_0_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_9_2_0_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_9_2_0_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_0_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_0_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_0_patch4;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_0_patch4;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_0_patch4;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_2_0_patch4;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_28_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_28_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_0_patch5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_0_patch5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_0_patch5;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_2_0_patch5;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_0_patch5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_1;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_2_1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_1_1_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_1_1_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_1_1_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_1_1_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_2;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_2_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_3;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_3;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_2_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_3_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_3_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_3_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_2_3_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_3;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_3_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_3_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_3_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_3_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_3_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_2_3_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_28;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_1_1_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_1_1_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_1_1_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_1_1_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_4;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_4;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_4;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_2_4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_4;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_3_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_3_0_pre1;type=Development;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc530;label=CMSSW_9_3_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_5;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_5;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_5;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_5_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_5_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_5_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_5_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_5_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_5_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_5_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_5_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_6;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_6;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_6;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_6;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_0_pre2;type=Development;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_9_3_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_9_3_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_1_1_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_1_1_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_1_1_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_1_1_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_7;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_7;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_7;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_7;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_7_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_7_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_29;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_29;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_6_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_6_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_6_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_36;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_9_3_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_9_3_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_0_pre3;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_8;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_8;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_8;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_8;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_1_2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_1_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_1_2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_29;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_9;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_9;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_9;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_9;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_9_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_9_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_9_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_9_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_1_2_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_1_2_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_1_2_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_0_pre4;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_9_3_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_9_3_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_10;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_10;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_10;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_10;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_9_3_0_pre5;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_9_3_0_pre5;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_0_pre5;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_0_pre5;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_11;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_11;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_11;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_11;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_30;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_30;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_12;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_12;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_12;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_12;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_9_3_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_9_3_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_0_pre1;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_9_4_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_9_3_1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_9_3_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_30;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_12_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_12_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_12_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_12_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_9_3_2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_9_4_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_0_pre2;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_13;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_13;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_13;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_13;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_9_3_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_9_3_3;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_3;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_0_4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_0_4;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_0_4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_0_4;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_0_pre3;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_9_4_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_14;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_14;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_14;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_14;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_14_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_14_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_14_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_14_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_0;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_14_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_14_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_14_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_14_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_0_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_0_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_0_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_0_pre1;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_37;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc491;label=CMSSW_7_5_9;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_9_2_15;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_2_15;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc530;label=CMSSW_9_2_15;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_2_15;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_5;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_0_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_0_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_0_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_0_pre2;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_0_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_6;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_6;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_0_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_0_pre3;type=Development;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_0_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_0_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_0_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_31;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_0_pre3_GEANT4;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_0_pre3_G4VecGeom;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_0_MWGR1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_0_pre3_G4VecGeom1;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_0_pre3_G4VecGeom2;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_0_0_MWGR1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_0_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_0_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_0_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_0_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_0;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_6_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_6_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_4;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_0_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_0_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_1_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_0_pre1;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_6_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_6_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_0_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_1_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_0_pre2;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_0_pre3;type=Development;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_1_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_1_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_4;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_0_4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc472;label=CMSSW_5_3_38;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_31;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_31;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_32;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_5_cand1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_7;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_7;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_8;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_8;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_0_5;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_0_5;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_1_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_1_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_5;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_6;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_6;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_6_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_6_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_1;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_2_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_2_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_2_0_pre1;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_2_0_pre1_ROOT612;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_2_0_pre1_ROOT612;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_1_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_1_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_8_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_8_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_2_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_2_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_9;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_9;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_9_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_9_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_2_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_2_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_32_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_2_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_2_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_2_0_pre2;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_7;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_7;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_10;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_10;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_2_0_pre3;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_2_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_4;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_2_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_33;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_4_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_4_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_5;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_5;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_5;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_8;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_8;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_2_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_2_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_2_0_pre4;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_6;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_6;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_6;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_9_cand1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_2_0_pre5;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_2_0_pre5;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_0_pre5;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_0_pre5;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_7;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_7;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_7;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_11;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_11;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_34;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_0_pre6;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_2_0_pre6;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_0_pre6;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_2_0_pre6;type=Development;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_2_0_pre6;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_8;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_8;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_8;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_9_cand2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_9;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_9;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_2_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_2_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_2_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_9;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_9;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_9;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_9_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_9_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_9_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_35;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_12;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_12;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_3_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_0_pre1;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_2_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_2_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_10;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_10;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_0_pre2;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_10;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_10;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_10;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_0_pre3;type=Development;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_3_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_12_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_12_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_4_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_4_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_3_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_0_pre4;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_31_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_31_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc493;label=CMSSW_7_6_7;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc493;label=CMSSW_7_6_7;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_5;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_5_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_5_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_11;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_11;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_11;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_3_0_pre5;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_0_pre5;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_0_pre5;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_12_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_12_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_0_pre6;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_0_pre6;type=Development;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_3_0_pre6;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_11_cand1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_11_cand1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_13;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_13;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_11_cand2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_11_cand2;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_36;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_6;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_6;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_10_1_11_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_10_1_11_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_1_11_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_0_pre1;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_4_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_11;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_11;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_11_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_11_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_1_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_1_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_4_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc820;label=CMSSW_10_4_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_0_pre2;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_32;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_32;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_1_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_1_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_13_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_13_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_12;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_12;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_1_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_1_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_7;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_7;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_10_4_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_4_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_0_pre3;type=Development;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_4_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_4_0_mtd1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_0_mtd1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_8;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_8;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_4_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc820;label=CMSSW_10_4_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_4_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_0_pre4;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_4_0_mtd2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_0_mtd2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_13_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_13_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_9;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_9;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_4_0_mtd2_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_0_mtd2_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_4_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_4_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc820;label=CMSSW_10_4_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_0;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_4_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_4_0_mtd3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_0_mtd3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_4_0_mtd4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_0_mtd4;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_13_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_13_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_10;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_10;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_4_0_mtd5;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_4_0_mtd5;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_5_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc820;label=CMSSW_10_5_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_5_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_5_0_pre1;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_37;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_5_0_pre1_ROOT614;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_11;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_11;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_11_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_11_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_14;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_14;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_37_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_13;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_13;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_5_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc820;label=CMSSW_10_5_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_5_0_pre2;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_5_0_pre2_G4v1043;type=Development;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_5_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_13_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_13_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_12;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_12;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_13_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_13_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc820;label=CMSSW_10_6_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_5_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc820;label=CMSSW_10_5_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_0_pre1;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_5_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_6_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_14_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_14_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_6_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_13_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_13_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_10_6_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_0_pre2;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_12_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_12_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_38;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_13_UL1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_13_UL1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_3;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_3;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_13;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_13;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_3_3_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_3_3_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_6_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_0_pre3_ROOT614;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_0_pre3;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_10_6_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_13_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_13_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_38_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_13_patch4;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_13_patch4;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_39;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_14;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_14;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_14_UL;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc530;label=CMSSW_8_0_33_UL;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc530;label=CMSSW_8_0_33;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_14;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_10_6_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_0_pre4;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_15;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_40;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_15;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_10_6_0;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_0;type=Production;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_6_0;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_41;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_10_6_0_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_0_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_15;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_15;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_15_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_15_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_15_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_15_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_0_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_10_6_0_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_10_6_0_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_42;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_15_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_15_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_11_0_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_11_0_0_pre1;type=Development;state=Announced;prodarch=1; -architecture=slc7_aarch64_gcc700;label=CMSSW_11_0_0_pre1;type=Development;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_11_0_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc820;label=CMSSW_11_0_0_pre2;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_11_0_0_pre2;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_10_6_1;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_3_15_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc630;label=CMSSW_9_3_15_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_1_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_10_6_1_patch1;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_11_0_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc820;label=CMSSW_11_0_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc900;label=CMSSW_11_0_0_pre3;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_11_0_0_pre3;type=Development;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc481;label=CMSSW_7_1_42_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc6_amd64_gcc630;label=CMSSW_9_4_14_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc630;label=CMSSW_9_4_14_UL_patch1;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_1_patch2;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_10_6_1_patch2;type=Production;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_10_6_1_patch3;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_10_6_1_patch3;type=Production;state=Announced;prodarch=0; -architecture=slc7_aarch64_gcc700;label=CMSSW_11_0_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc900;label=CMSSW_11_0_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc7_amd64_gcc700;label=CMSSW_11_0_0_pre4;type=Development;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc820;label=CMSSW_11_0_0_pre4;type=Development;state=Announced;prodarch=0; -architecture=slc6_amd64_gcc700;label=CMSSW_10_2_16;type=Production;state=Announced;prodarch=1; -architecture=slc7_amd64_gcc700;label=CMSSW_10_2_16_UL;type=Production;state=Announced;prodarch=1; +architecture=slc7_amd64_gcc700;label=v08_00_00;type=Development;state=Announced;prodarch=1; diff --git a/repos/EcalLaserValidation/HLT_EcalLaserValidation/__init__.py b/repos/EcalLaserValidation/HLT_EcalLaserValidation/__init__.py deleted file mode 100644 index e69de29bb2d1..000000000000 diff --git a/repos/EcalLaserValidation/HLT_EcalLaserValidation/categories.py b/repos/EcalLaserValidation/HLT_EcalLaserValidation/categories.py deleted file mode 100644 index 06b774a2e879..000000000000 --- a/repos/EcalLaserValidation/HLT_EcalLaserValidation/categories.py +++ /dev/null @@ -1,39 +0,0 @@ -from cms_static import GH_CMSSW_REPO as gh_cmssw -from cms_static import GH_CMSDIST_REPO as gh_cmsdist -from repo_config import GH_REPO_ORGANIZATION as gh_user -from repo_config import CMSBUILD_USER, GH_REPO_NAME - -CMSSW_L1 = [] -APPROVE_BUILD_RELEASE = list(set([ ] + CMSSW_L1)) -REQUEST_BUILD_RELEASE = APPROVE_BUILD_RELEASE -TRIGGER_PR_TESTS = list(set(['smuzaffar'] + REQUEST_BUILD_RELEASE)) -PR_HOLD_MANAGERS = [ ] - -COMMON_CATEGORIES = [ "tests", "code-checks" ] -EXTERNAL_CATEGORIES = [ "externals" ] -EXTERNAL_REPOS = [] - -CMSSW_REPOS = [ gh_user+"/"+gh_cmssw ] -CMSDIST_REPOS = [ gh_user+"/"+gh_cmsdist ] -CMSSW_ISSUES_TRACKERS = list(set(CMSSW_L1)) -COMPARISON_MISSING_MAP = [] - -#github_user:[list of categories] -CMSSW_L2 = { - CMSBUILD_USER : ["tests", "code-checks" ], - 'degrutto' : ['ecal-laser'], - 'ndaci' : ['ecal-laser'], - 'zghiche' : ['ecal-laser'], - 'gennai' : ['ecal-laser'], - 'zhenbinwu' : ['ecal-laser'], - 'wang-hui' : ['ecal-laser'], - 'abrinke1' : ['ecal-laser'], - 'mkovac' : ['ecal-laser'], -} - -CMSSW_CATEGORIES={ - 'ecal-laser': [GH_REPO_NAME], -} - -USERS_TO_TRIGGER_HOOKS = set(TRIGGER_PR_TESTS + CMSSW_ISSUES_TRACKERS + list(CMSSW_L2.keys())) -CMS_REPOS = set(CMSDIST_REPOS + CMSSW_REPOS + EXTERNAL_REPOS) diff --git a/repos/EcalLaserValidation/HLT_EcalLaserValidation/category-watchers.yaml b/repos/EcalLaserValidation/HLT_EcalLaserValidation/category-watchers.yaml deleted file mode 100644 index 77dc27c61264..000000000000 --- a/repos/EcalLaserValidation/HLT_EcalLaserValidation/category-watchers.yaml +++ /dev/null @@ -1,7 +0,0 @@ -# Map between github username and the list of cmssw categories to watch e.g. alca, db, core etc. -# valid categories are available here http://cms-sw.github.io/categories.html -#Format -#gh_user: -#- category -#- category - diff --git a/repos/EcalLaserValidation/HLT_EcalLaserValidation/groups.yaml b/repos/EcalLaserValidation/HLT_EcalLaserValidation/groups.yaml deleted file mode 100644 index 3ae066f99fed..000000000000 --- a/repos/EcalLaserValidation/HLT_EcalLaserValidation/groups.yaml +++ /dev/null @@ -1,7 +0,0 @@ -#Map between groups and github users, format of this file is -#groupname: -# - gh_user -# - gh_user -#groupname: -# - gh_user -# - gh_user diff --git a/repos/EcalLaserValidation/HLT_EcalLaserValidation/releases.py b/repos/EcalLaserValidation/HLT_EcalLaserValidation/releases.py deleted file mode 100644 index 776ad15456f3..000000000000 --- a/repos/EcalLaserValidation/HLT_EcalLaserValidation/releases.py +++ /dev/null @@ -1,13 +0,0 @@ -#Default development branch -# Changes from master branch will be merge in to it -# Any PR open against this will be automatically closed by cms-bot (Pr should be made for master branch) -# For new release cycle just change this and make sure to add its milestone and production branches - -CMSSW_DEVEL_BRANCH = "CMSSW_10_0_X" -RELEASE_BRANCH_MILESTONE={} -RELEASE_BRANCH_CLOSED=[] -RELEASE_BRANCH_PRODUCTION=[] -SPECIAL_RELEASE_MANAGERS=[] -RELEASE_MANAGERS={} -USERS_TO_TRIGGER_HOOKS = set(SPECIAL_RELEASE_MANAGERS + [ m for rel in RELEASE_MANAGERS for m in rel ]) - diff --git a/repos/EcalLaserValidation/HLT_EcalLaserValidation/repo_config.py b/repos/EcalLaserValidation/HLT_EcalLaserValidation/repo_config.py deleted file mode 100644 index a56ddeaa9e4b..000000000000 --- a/repos/EcalLaserValidation/HLT_EcalLaserValidation/repo_config.py +++ /dev/null @@ -1,24 +0,0 @@ -from cms_static import GH_CMSSW_ORGANIZATION,GH_CMSSW_REPO,CMSBUILD_GH_USER -from os.path import basename,dirname,abspath -GH_TOKEN="~/.github-token-cmsbot" -GH_TOKEN_READONLY="~/.github-token-readonly" -CONFIG_DIR=dirname(abspath(__file__)) -CMSBUILD_USER="cmsbot" -GH_REPO_ORGANIZATION="EcalLaserValidation" -GH_REPO_NAME="HLT_EcalLaserValidation" -GH_REPO_FULLNAME=GH_REPO_ORGANIZATION+"/"+GH_REPO_NAME -CREATE_EXTERNAL_ISSUE=False -JENKINS_SERVER="http://cmsjenkins05.cern.ch:8080/cms-jenkins" -GITHUB_WEBHOOK_TOKEN='U2FsdGVkX18OTa0HlxmA6uQ9oimETZqECqGDvkqQsEW/7jod1rl8AF1GnmAu0kGt' -#GITHUB_WEBHOOK_TOKEN='U2FsdGVkX18uyTkiQtIOYUfVj2PQLV34u5hQAbfNhl8=' -ADD_LABELS=False -ADD_WEB_HOOK=False -JENKINS_UPLOAD_DIRECTORY="EcalLaserValidation/HLT_EcalLaserValidation" -JENKINS_NOTIFICATION_EMAIL="" -OPEN_ISSUE_FOR_PUSH_TESTS=True -IGNORE_ISSUES = [] -#Valid Web hooks -VALID_WEB_HOOKS=['push'] -#Set the Jenkins slave label is your tests needs special machines to run. -JENKINS_SLAVE_LABEL="slc6 && amd64 && cmsbuild" -def file2Package(filename): return GH_REPO_NAME diff --git a/repos/EcalLaserValidation/HLT_EcalLaserValidation/run-pr-tests b/repos/EcalLaserValidation/HLT_EcalLaserValidation/run-pr-tests deleted file mode 100755 index 7b44a5d3d8b0..000000000000 --- a/repos/EcalLaserValidation/HLT_EcalLaserValidation/run-pr-tests +++ /dev/null @@ -1,21 +0,0 @@ -#!/bin/bash -ex -ERR=0 -./steps.sh || ERR=1 -CMSSW_DIR=$(ls -d CMSSW_*) -if [ "X${CMSSW_DIR}" = "X" ] ; then exit $ERR; fi -mv ${CMSSW_DIR}/src ${WORKSPACE}/upload/${CMSSW_DIR} -find ${WORKSPACE}/upload/${CMSSW_DIR} -name '*.root' -type f | xargs --no-run-if-empty rm -f -JOB_SUMMARY_LOG="${WORKSPACE}/summary.txt" -echo "## Differences found for various paths" > ${JOB_SUMMARY_LOG} -for diff_file in $(find ${WORKSPACE}/upload/${CMSSW_DIR} -name '*_diff.log' -type f) ; do - path=$(basename $diff_file | sed 's|_diff.log$||') - echo "### $path" >> ${JOB_SUMMARY_LOG} - if [ -s ${diff_file} ] ; then - echo '```' >> ${JOB_SUMMARY_LOG} - cat ${diff_file} >> ${JOB_SUMMARY_LOG} - echo '```' >> ${JOB_SUMMARY_LOG} - else - echo " - There were no differences" >> ${JOB_SUMMARY_LOG} - fi -done -exit $ERR diff --git a/repos/EcalLaserValidation/HLT_EcalLaserValidation/super-users.yaml b/repos/EcalLaserValidation/HLT_EcalLaserValidation/super-users.yaml deleted file mode 100644 index a41abbbcfb8b..000000000000 --- a/repos/EcalLaserValidation/HLT_EcalLaserValidation/super-users.yaml +++ /dev/null @@ -1,3 +0,0 @@ -#List of super users, format is -#- ghuser -#- ghuser diff --git a/repos/EcalLaserValidation/HLT_EcalLaserValidation/watchers.yaml b/repos/EcalLaserValidation/HLT_EcalLaserValidation/watchers.yaml deleted file mode 100644 index f3ee489ca6c9..000000000000 --- a/repos/EcalLaserValidation/HLT_EcalLaserValidation/watchers.yaml +++ /dev/null @@ -1,11 +0,0 @@ -# Map between github username and the list of packages to watch. -# Package is a regular expression which will be automatically delimited by ".*" -# Format of this file is -#ghuser: -# - subsystem1/ -# - subsystem/package1 -#ghuser: -# - subsystem2/package1 -# - subsystem2/package2 -smuzaffar: - - HLT_EcalLaserValidation diff --git a/repos/EcalLaserValidation/L1T_EcalLaserValidation/__init__.py b/repos/EcalLaserValidation/L1T_EcalLaserValidation/__init__.py deleted file mode 100644 index e69de29bb2d1..000000000000 diff --git a/repos/EcalLaserValidation/L1T_EcalLaserValidation/categories.py b/repos/EcalLaserValidation/L1T_EcalLaserValidation/categories.py deleted file mode 100644 index 06b774a2e879..000000000000 --- a/repos/EcalLaserValidation/L1T_EcalLaserValidation/categories.py +++ /dev/null @@ -1,39 +0,0 @@ -from cms_static import GH_CMSSW_REPO as gh_cmssw -from cms_static import GH_CMSDIST_REPO as gh_cmsdist -from repo_config import GH_REPO_ORGANIZATION as gh_user -from repo_config import CMSBUILD_USER, GH_REPO_NAME - -CMSSW_L1 = [] -APPROVE_BUILD_RELEASE = list(set([ ] + CMSSW_L1)) -REQUEST_BUILD_RELEASE = APPROVE_BUILD_RELEASE -TRIGGER_PR_TESTS = list(set(['smuzaffar'] + REQUEST_BUILD_RELEASE)) -PR_HOLD_MANAGERS = [ ] - -COMMON_CATEGORIES = [ "tests", "code-checks" ] -EXTERNAL_CATEGORIES = [ "externals" ] -EXTERNAL_REPOS = [] - -CMSSW_REPOS = [ gh_user+"/"+gh_cmssw ] -CMSDIST_REPOS = [ gh_user+"/"+gh_cmsdist ] -CMSSW_ISSUES_TRACKERS = list(set(CMSSW_L1)) -COMPARISON_MISSING_MAP = [] - -#github_user:[list of categories] -CMSSW_L2 = { - CMSBUILD_USER : ["tests", "code-checks" ], - 'degrutto' : ['ecal-laser'], - 'ndaci' : ['ecal-laser'], - 'zghiche' : ['ecal-laser'], - 'gennai' : ['ecal-laser'], - 'zhenbinwu' : ['ecal-laser'], - 'wang-hui' : ['ecal-laser'], - 'abrinke1' : ['ecal-laser'], - 'mkovac' : ['ecal-laser'], -} - -CMSSW_CATEGORIES={ - 'ecal-laser': [GH_REPO_NAME], -} - -USERS_TO_TRIGGER_HOOKS = set(TRIGGER_PR_TESTS + CMSSW_ISSUES_TRACKERS + list(CMSSW_L2.keys())) -CMS_REPOS = set(CMSDIST_REPOS + CMSSW_REPOS + EXTERNAL_REPOS) diff --git a/repos/EcalLaserValidation/L1T_EcalLaserValidation/category-watchers.yaml b/repos/EcalLaserValidation/L1T_EcalLaserValidation/category-watchers.yaml deleted file mode 100644 index 77dc27c61264..000000000000 --- a/repos/EcalLaserValidation/L1T_EcalLaserValidation/category-watchers.yaml +++ /dev/null @@ -1,7 +0,0 @@ -# Map between github username and the list of cmssw categories to watch e.g. alca, db, core etc. -# valid categories are available here http://cms-sw.github.io/categories.html -#Format -#gh_user: -#- category -#- category - diff --git a/repos/EcalLaserValidation/L1T_EcalLaserValidation/groups.yaml b/repos/EcalLaserValidation/L1T_EcalLaserValidation/groups.yaml deleted file mode 100644 index 3ae066f99fed..000000000000 --- a/repos/EcalLaserValidation/L1T_EcalLaserValidation/groups.yaml +++ /dev/null @@ -1,7 +0,0 @@ -#Map between groups and github users, format of this file is -#groupname: -# - gh_user -# - gh_user -#groupname: -# - gh_user -# - gh_user diff --git a/repos/EcalLaserValidation/L1T_EcalLaserValidation/releases.py b/repos/EcalLaserValidation/L1T_EcalLaserValidation/releases.py deleted file mode 100644 index 776ad15456f3..000000000000 --- a/repos/EcalLaserValidation/L1T_EcalLaserValidation/releases.py +++ /dev/null @@ -1,13 +0,0 @@ -#Default development branch -# Changes from master branch will be merge in to it -# Any PR open against this will be automatically closed by cms-bot (Pr should be made for master branch) -# For new release cycle just change this and make sure to add its milestone and production branches - -CMSSW_DEVEL_BRANCH = "CMSSW_10_0_X" -RELEASE_BRANCH_MILESTONE={} -RELEASE_BRANCH_CLOSED=[] -RELEASE_BRANCH_PRODUCTION=[] -SPECIAL_RELEASE_MANAGERS=[] -RELEASE_MANAGERS={} -USERS_TO_TRIGGER_HOOKS = set(SPECIAL_RELEASE_MANAGERS + [ m for rel in RELEASE_MANAGERS for m in rel ]) - diff --git a/repos/EcalLaserValidation/L1T_EcalLaserValidation/repo_config.py b/repos/EcalLaserValidation/L1T_EcalLaserValidation/repo_config.py deleted file mode 100644 index c9653603fc70..000000000000 --- a/repos/EcalLaserValidation/L1T_EcalLaserValidation/repo_config.py +++ /dev/null @@ -1,23 +0,0 @@ -from cms_static import GH_CMSSW_ORGANIZATION,GH_CMSSW_REPO,CMSBUILD_GH_USER -from os.path import basename,dirname,abspath -GH_TOKEN="~/.github-token-cmsbot" -GH_TOKEN_READONLY="~/.github-token-readonly" -CONFIG_DIR=dirname(abspath(__file__)) -CMSBUILD_USER="cmsbot" -GH_REPO_ORGANIZATION="EcalLaserValidation" -GH_REPO_NAME="L1T_EcalLaserValidation" -GH_REPO_FULLNAME=GH_REPO_ORGANIZATION+"/"+GH_REPO_NAME -CREATE_EXTERNAL_ISSUE=False -JENKINS_SERVER="http://cmsjenkins05.cern.ch:8080/cms-jenkins" -GITHUB_WEBHOOK_TOKEN='U2FsdGVkX18FTI2p/ZkGhERFC/gPJhXtW+bjAF9xtuWoJIDhv3B+ifsXz3gWm5Xq' -ADD_LABELS=False -ADD_WEB_HOOK=False -JENKINS_UPLOAD_DIRECTORY="EcalLaserValidation/L1T_EcalLaserValidation" -JENKINS_NOTIFICATION_EMAIL="" -OPEN_ISSUE_FOR_PUSH_TESTS=True -IGNORE_ISSUES = [] -#Valid Web hooks -VALID_WEB_HOOKS=['push'] -#Set the Jenkins slave label is your tests needs special machines to run. -JENKINS_SLAVE_LABEL="slc6 && amd64 && cmsbuild" -def file2Package(filename): return GH_REPO_NAME diff --git a/repos/EcalLaserValidation/L1T_EcalLaserValidation/run-pr-tests b/repos/EcalLaserValidation/L1T_EcalLaserValidation/run-pr-tests deleted file mode 100755 index 48c1dd5d9d80..000000000000 --- a/repos/EcalLaserValidation/L1T_EcalLaserValidation/run-pr-tests +++ /dev/null @@ -1,2 +0,0 @@ -#!/bin/bash -ex -./new.sh diff --git a/repos/EcalLaserValidation/L1T_EcalLaserValidation/super-users.yaml b/repos/EcalLaserValidation/L1T_EcalLaserValidation/super-users.yaml deleted file mode 100644 index a41abbbcfb8b..000000000000 --- a/repos/EcalLaserValidation/L1T_EcalLaserValidation/super-users.yaml +++ /dev/null @@ -1,3 +0,0 @@ -#List of super users, format is -#- ghuser -#- ghuser diff --git a/repos/EcalLaserValidation/L1T_EcalLaserValidation/watchers.yaml b/repos/EcalLaserValidation/L1T_EcalLaserValidation/watchers.yaml deleted file mode 100644 index f3ee489ca6c9..000000000000 --- a/repos/EcalLaserValidation/L1T_EcalLaserValidation/watchers.yaml +++ /dev/null @@ -1,11 +0,0 @@ -# Map between github username and the list of packages to watch. -# Package is a regular expression which will be automatically delimited by ".*" -# Format of this file is -#ghuser: -# - subsystem1/ -# - subsystem/package1 -#ghuser: -# - subsystem2/package1 -# - subsystem2/package2 -smuzaffar: - - HLT_EcalLaserValidation diff --git a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/__init__.py b/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/__init__.py deleted file mode 100644 index e69de29bb2d1..000000000000 diff --git a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/categories.py b/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/categories.py deleted file mode 100644 index ea2cb61f6b09..000000000000 --- a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/categories.py +++ /dev/null @@ -1,32 +0,0 @@ -from cms_static import GH_CMSSW_REPO as gh_cmssw -from cms_static import GH_CMSDIST_REPO as gh_cmsdist -from repo_config import GH_REPO_ORGANIZATION as gh_user -from repo_config import CMSBUILD_USER, GH_REPO_NAME - -CMSSW_L1 = [] -APPROVE_BUILD_RELEASE = list(set([ ] + CMSSW_L1)) -REQUEST_BUILD_RELEASE = APPROVE_BUILD_RELEASE -TRIGGER_PR_TESTS = list(set(['smuzaffar',CMSBUILD_USER] + REQUEST_BUILD_RELEASE)) -PR_HOLD_MANAGERS = [ ] - -COMMON_CATEGORIES = [ "tests", "code-checks" ] -EXTERNAL_CATEGORIES = [ "externals" ] -EXTERNAL_REPOS = [] - -CMSSW_REPOS = [ gh_user+"/"+gh_cmssw ] -CMSDIST_REPOS = [ gh_user+"/"+gh_cmsdist ] -CMSSW_ISSUES_TRACKERS = list(set(CMSSW_L1)) -COMPARISON_MISSING_MAP = [] - -#github_user:[list of categories] -CMSSW_L2 = { - CMSBUILD_USER : ["tests", "code-checks" ], - 'emanueledimarco' : ['ecal-pulse-shape'], -} - -CMSSW_CATEGORIES={ - 'ecal-pulse-shape': [GH_REPO_NAME], -} - -USERS_TO_TRIGGER_HOOKS = set(TRIGGER_PR_TESTS + CMSSW_ISSUES_TRACKERS + list(CMSSW_L2.keys())) -CMS_REPOS = set(CMSDIST_REPOS + CMSSW_REPOS + EXTERNAL_REPOS) diff --git a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/category-watchers.yaml b/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/category-watchers.yaml deleted file mode 100644 index 77dc27c61264..000000000000 --- a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/category-watchers.yaml +++ /dev/null @@ -1,7 +0,0 @@ -# Map between github username and the list of cmssw categories to watch e.g. alca, db, core etc. -# valid categories are available here http://cms-sw.github.io/categories.html -#Format -#gh_user: -#- category -#- category - diff --git a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/groups.yaml b/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/groups.yaml deleted file mode 100644 index 3ae066f99fed..000000000000 --- a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/groups.yaml +++ /dev/null @@ -1,7 +0,0 @@ -#Map between groups and github users, format of this file is -#groupname: -# - gh_user -# - gh_user -#groupname: -# - gh_user -# - gh_user diff --git a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/releases.py b/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/releases.py deleted file mode 100644 index 5a8b19e90cde..000000000000 --- a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/releases.py +++ /dev/null @@ -1,13 +0,0 @@ -#Default development branch -# Changes from master branch will be merge in to it -# Any PR open against this will be automatically closed by cms-bot (Pr should be made for master branch) -# For new release cycle just change this and make sure to add its milestone and production branches - -CMSSW_DEVEL_BRANCH = "CMSSW_10_2_X" -RELEASE_BRANCH_MILESTONE={} -RELEASE_BRANCH_CLOSED=[] -RELEASE_BRANCH_PRODUCTION=[] -SPECIAL_RELEASE_MANAGERS=[] -RELEASE_MANAGERS={} -USERS_TO_TRIGGER_HOOKS = set(SPECIAL_RELEASE_MANAGERS + [ m for rel in RELEASE_MANAGERS for m in rel ]) - diff --git a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/repo_config.py b/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/repo_config.py deleted file mode 100644 index b52703a7888b..000000000000 --- a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/repo_config.py +++ /dev/null @@ -1,23 +0,0 @@ -from cms_static import GH_CMSSW_ORGANIZATION,GH_CMSSW_REPO,CMSBUILD_GH_USER -from os.path import basename,dirname,abspath -GH_TOKEN="~/.github-token-cmsbot" -GH_TOKEN_READONLY="~/.github-token-readonly" -CONFIG_DIR=dirname(abspath(__file__)) -CMSBUILD_USER="cmsbot" -GH_REPO_ORGANIZATION="EcalLaserValidation" -GH_REPO_NAME="RECO_EcalPulseShapeValidation" -GH_REPO_FULLNAME=GH_REPO_ORGANIZATION+"/"+GH_REPO_NAME -CREATE_EXTERNAL_ISSUE=False -JENKINS_SERVER="http://cmsjenkins05.cern.ch:8080/cms-jenkins" -GITHUB_WEBHOOK_TOKEN='U2FsdGVkX1+r+XWzRjZHPgURrshDykGdtONgxUa7XBof1Nh1/BiWgt3IyWXu4t60' -ADD_LABELS=False -ADD_WEB_HOOK=False -JENKINS_UPLOAD_DIRECTORY="EcalLaserValidation/RECO_EcalPulseShapeValidation" -JENKINS_NOTIFICATION_EMAIL="" -OPEN_ISSUE_FOR_PUSH_TESTS=True -IGNORE_ISSUES = [] -#Valid Web hooks -VALID_WEB_HOOKS=['issue_comment', 'pull_request'] -#Set the Jenkins slave label is your tests needs special machines to run. -JENKINS_SLAVE_LABEL="slc6 && amd64 && cmsbuild" -def file2Package(filename): return GH_REPO_NAME diff --git a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/run-pr-tests b/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/run-pr-tests deleted file mode 100755 index 43b5ae0c1dd0..000000000000 --- a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/run-pr-tests +++ /dev/null @@ -1,2 +0,0 @@ -#!/bin/bash -ex -$WORKSPACE/userrepo/run-pr-tests.sh "$@" diff --git a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/super-users.yaml b/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/super-users.yaml deleted file mode 100644 index a41abbbcfb8b..000000000000 --- a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/super-users.yaml +++ /dev/null @@ -1,3 +0,0 @@ -#List of super users, format is -#- ghuser -#- ghuser diff --git a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/watchers.yaml b/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/watchers.yaml deleted file mode 100644 index 2a1bf157228a..000000000000 --- a/repos/EcalLaserValidation/RECO_EcalPulseShapeValidation/watchers.yaml +++ /dev/null @@ -1,9 +0,0 @@ -# Map between github username and the list of packages to watch. -# Package is a regular expression which will be automatically delimited by ".*" -# Format of this file is -#ghuser: -# - subsystem1/ -# - subsystem/package1 -#ghuser: -# - subsystem2/package1 -# - subsystem2/package2 diff --git a/repos/EcalLaserValidation/TPG_EcalLaserValidation/__init__.py b/repos/EcalLaserValidation/TPG_EcalLaserValidation/__init__.py deleted file mode 100644 index e69de29bb2d1..000000000000 diff --git a/repos/EcalLaserValidation/TPG_EcalLaserValidation/categories.py b/repos/EcalLaserValidation/TPG_EcalLaserValidation/categories.py deleted file mode 100644 index 02c961df2d53..000000000000 --- a/repos/EcalLaserValidation/TPG_EcalLaserValidation/categories.py +++ /dev/null @@ -1,40 +0,0 @@ -from cms_static import GH_CMSSW_REPO as gh_cmssw -from cms_static import GH_CMSDIST_REPO as gh_cmsdist -from repo_config import GH_REPO_ORGANIZATION as gh_user -from repo_config import CMSBUILD_USER, GH_REPO_NAME - -CMSSW_L1 = [] -APPROVE_BUILD_RELEASE = list(set([ ] + CMSSW_L1)) -REQUEST_BUILD_RELEASE = APPROVE_BUILD_RELEASE -TRIGGER_PR_TESTS = list(set(['smuzaffar'] + REQUEST_BUILD_RELEASE)) -PR_HOLD_MANAGERS = [ ] - -COMMON_CATEGORIES = [ "tests", "code-checks" ] -EXTERNAL_CATEGORIES = [ "externals" ] -EXTERNAL_REPOS = [] - -CMSSW_REPOS = [ gh_user+"/"+gh_cmssw ] -CMSDIST_REPOS = [ gh_user+"/"+gh_cmsdist ] -CMSSW_ISSUES_TRACKERS = list(set(CMSSW_L1)) -COMPARISON_MISSING_MAP = [] - -#github_user:[list of categories] -CMSSW_L2 = { - CMSBUILD_USER : ["tests", "code-checks" ], - 'degrutto' : ['ecal-laser'], - 'ndaci' : ['ecal-laser'], - 'zghiche' : ['ecal-laser'], - 'gennai' : ['ecal-laser'], - 'zhenbinwu' : ['ecal-laser'], - 'wang-hui' : ['ecal-laser'], - 'abrinke1' : ['ecal-laser'], - 'mkovac' : ['ecal-laser'], - 'InnaKucher' : ['ecal-laser'], -} - -CMSSW_CATEGORIES={ - 'ecal-laser': [GH_REPO_NAME], -} - -USERS_TO_TRIGGER_HOOKS = set(TRIGGER_PR_TESTS + CMSSW_ISSUES_TRACKERS + list(CMSSW_L2.keys())) -CMS_REPOS = set(CMSDIST_REPOS + CMSSW_REPOS + EXTERNAL_REPOS) diff --git a/repos/EcalLaserValidation/TPG_EcalLaserValidation/category-watchers.yaml b/repos/EcalLaserValidation/TPG_EcalLaserValidation/category-watchers.yaml deleted file mode 100644 index 77dc27c61264..000000000000 --- a/repos/EcalLaserValidation/TPG_EcalLaserValidation/category-watchers.yaml +++ /dev/null @@ -1,7 +0,0 @@ -# Map between github username and the list of cmssw categories to watch e.g. alca, db, core etc. -# valid categories are available here http://cms-sw.github.io/categories.html -#Format -#gh_user: -#- category -#- category - diff --git a/repos/EcalLaserValidation/TPG_EcalLaserValidation/check-for-valid-push b/repos/EcalLaserValidation/TPG_EcalLaserValidation/check-for-valid-push deleted file mode 100755 index 5b3308f69d02..000000000000 --- a/repos/EcalLaserValidation/TPG_EcalLaserValidation/check-for-valid-push +++ /dev/null @@ -1,6 +0,0 @@ -#!/bin/bash -if [ ! -e ToRun/NewToRun.txt ] ; then - echo "Missing file: ToRun/NewToRun.txt" - exit 1 -fi -echo "OK to start test" diff --git a/repos/EcalLaserValidation/TPG_EcalLaserValidation/groups.yaml b/repos/EcalLaserValidation/TPG_EcalLaserValidation/groups.yaml deleted file mode 100644 index 3ae066f99fed..000000000000 --- a/repos/EcalLaserValidation/TPG_EcalLaserValidation/groups.yaml +++ /dev/null @@ -1,7 +0,0 @@ -#Map between groups and github users, format of this file is -#groupname: -# - gh_user -# - gh_user -#groupname: -# - gh_user -# - gh_user diff --git a/repos/EcalLaserValidation/TPG_EcalLaserValidation/releases.py b/repos/EcalLaserValidation/TPG_EcalLaserValidation/releases.py deleted file mode 100644 index 776ad15456f3..000000000000 --- a/repos/EcalLaserValidation/TPG_EcalLaserValidation/releases.py +++ /dev/null @@ -1,13 +0,0 @@ -#Default development branch -# Changes from master branch will be merge in to it -# Any PR open against this will be automatically closed by cms-bot (Pr should be made for master branch) -# For new release cycle just change this and make sure to add its milestone and production branches - -CMSSW_DEVEL_BRANCH = "CMSSW_10_0_X" -RELEASE_BRANCH_MILESTONE={} -RELEASE_BRANCH_CLOSED=[] -RELEASE_BRANCH_PRODUCTION=[] -SPECIAL_RELEASE_MANAGERS=[] -RELEASE_MANAGERS={} -USERS_TO_TRIGGER_HOOKS = set(SPECIAL_RELEASE_MANAGERS + [ m for rel in RELEASE_MANAGERS for m in rel ]) - diff --git a/repos/EcalLaserValidation/TPG_EcalLaserValidation/repo_config.py b/repos/EcalLaserValidation/TPG_EcalLaserValidation/repo_config.py deleted file mode 100644 index 1c03341434f9..000000000000 --- a/repos/EcalLaserValidation/TPG_EcalLaserValidation/repo_config.py +++ /dev/null @@ -1,23 +0,0 @@ -from cms_static import GH_CMSSW_ORGANIZATION,GH_CMSSW_REPO,CMSBUILD_GH_USER -from os.path import basename,dirname,abspath -GH_TOKEN="~/.github-token-cmsbot" -GH_TOKEN_READONLY="~/.github-token-readonly" -CONFIG_DIR=dirname(abspath(__file__)) -CMSBUILD_USER="cmsbot" -GH_REPO_ORGANIZATION="EcalLaserValidation" -GH_REPO_NAME="TPG_EcalLaserValidation" -GH_REPO_FULLNAME=GH_REPO_ORGANIZATION+"/"+GH_REPO_NAME -CREATE_EXTERNAL_ISSUE=False -JENKINS_SERVER="http://cmsjenkins05.cern.ch:8080/cms-jenkins" -GITHUB_WEBHOOK_TOKEN='U2FsdGVkX1+GGHoH9PB4G9rRvEuoKejWnx1zWHOV39VGswFB1rX9s7F3HFdaTtcs' -ADD_LABELS=False -ADD_WEB_HOOK=False -JENKINS_UPLOAD_DIRECTORY="EcalLaserValidation/TPG_EcalLaserValidation" -JENKINS_NOTIFICATION_EMAIL="" -OPEN_ISSUE_FOR_PUSH_TESTS=True -IGNORE_ISSUES = [] -#Valid Web hooks -VALID_WEB_HOOKS=['push'] -#Set the Jenkins slave label if your tests needs special machines to run. -JENKINS_SLAVE_LABEL="slc6 && amd64 && cmsbuild" -def file2Package(filename): return GH_REPO_NAME diff --git a/repos/EcalLaserValidation/TPG_EcalLaserValidation/run-pr-tests b/repos/EcalLaserValidation/TPG_EcalLaserValidation/run-pr-tests deleted file mode 100755 index 48c1dd5d9d80..000000000000 --- a/repos/EcalLaserValidation/TPG_EcalLaserValidation/run-pr-tests +++ /dev/null @@ -1,2 +0,0 @@ -#!/bin/bash -ex -./new.sh diff --git a/repos/EcalLaserValidation/TPG_EcalLaserValidation/super-users.yaml b/repos/EcalLaserValidation/TPG_EcalLaserValidation/super-users.yaml deleted file mode 100644 index a41abbbcfb8b..000000000000 --- a/repos/EcalLaserValidation/TPG_EcalLaserValidation/super-users.yaml +++ /dev/null @@ -1,3 +0,0 @@ -#List of super users, format is -#- ghuser -#- ghuser diff --git a/repos/EcalLaserValidation/TPG_EcalLaserValidation/watchers.yaml b/repos/EcalLaserValidation/TPG_EcalLaserValidation/watchers.yaml deleted file mode 100644 index f3ee489ca6c9..000000000000 --- a/repos/EcalLaserValidation/TPG_EcalLaserValidation/watchers.yaml +++ /dev/null @@ -1,11 +0,0 @@ -# Map between github username and the list of packages to watch. -# Package is a regular expression which will be automatically delimited by ".*" -# Format of this file is -#ghuser: -# - subsystem1/ -# - subsystem/package1 -#ghuser: -# - subsystem2/package1 -# - subsystem2/package2 -smuzaffar: - - HLT_EcalLaserValidation diff --git a/repos/EcalLaserValidation/__init__.py b/repos/EcalLaserValidation/__init__.py deleted file mode 100644 index e69de29bb2d1..000000000000 diff --git a/repos/HcalConditionsAutomatization/ConditionsValidation/__init__.py b/repos/HcalConditionsAutomatization/ConditionsValidation/__init__.py deleted file mode 100644 index e69de29bb2d1..000000000000 diff --git a/repos/HcalConditionsAutomatization/ConditionsValidation/categories.py b/repos/HcalConditionsAutomatization/ConditionsValidation/categories.py deleted file mode 100644 index db8b95d34890..000000000000 --- a/repos/HcalConditionsAutomatization/ConditionsValidation/categories.py +++ /dev/null @@ -1,32 +0,0 @@ -from cms_static import GH_CMSSW_REPO as gh_cmssw -from cms_static import GH_CMSDIST_REPO as gh_cmsdist -from repo_config import GH_REPO_ORGANIZATION as gh_user -from repo_config import CMSBUILD_USER, GH_REPO_NAME - -CMSSW_L1 = [] -APPROVE_BUILD_RELEASE = list(set([ ] + CMSSW_L1)) -REQUEST_BUILD_RELEASE = APPROVE_BUILD_RELEASE -TRIGGER_PR_TESTS = list(set(['smuzaffar'] + REQUEST_BUILD_RELEASE)) -PR_HOLD_MANAGERS = [ ] - -COMMON_CATEGORIES = [ "tests", "code-checks" ] -EXTERNAL_CATEGORIES = [ "externals" ] -EXTERNAL_REPOS = [] - -CMSSW_REPOS = [ gh_user+"/"+gh_cmssw ] -CMSDIST_REPOS = [ gh_user+"/"+gh_cmsdist ] -CMSSW_ISSUES_TRACKERS = list(set(CMSSW_L1)) -COMPARISON_MISSING_MAP = [] - -#github_user:[list of categories] -CMSSW_L2 = { - CMSBUILD_USER : ["tests", "code-checks" ], - 'GilsonCS' : ['hcal-conditions'], -} - -CMSSW_CATEGORIES={ - 'hcal-conditions': [GH_REPO_NAME], -} - -USERS_TO_TRIGGER_HOOKS = set(TRIGGER_PR_TESTS + CMSSW_ISSUES_TRACKERS + list(CMSSW_L2.keys())) -CMS_REPOS = set(CMSDIST_REPOS + CMSSW_REPOS + EXTERNAL_REPOS) diff --git a/repos/HcalConditionsAutomatization/ConditionsValidation/category-watchers.yaml b/repos/HcalConditionsAutomatization/ConditionsValidation/category-watchers.yaml deleted file mode 100644 index 77dc27c61264..000000000000 --- a/repos/HcalConditionsAutomatization/ConditionsValidation/category-watchers.yaml +++ /dev/null @@ -1,7 +0,0 @@ -# Map between github username and the list of cmssw categories to watch e.g. alca, db, core etc. -# valid categories are available here http://cms-sw.github.io/categories.html -#Format -#gh_user: -#- category -#- category - diff --git a/repos/HcalConditionsAutomatization/ConditionsValidation/groups.yaml b/repos/HcalConditionsAutomatization/ConditionsValidation/groups.yaml deleted file mode 100644 index 3ae066f99fed..000000000000 --- a/repos/HcalConditionsAutomatization/ConditionsValidation/groups.yaml +++ /dev/null @@ -1,7 +0,0 @@ -#Map between groups and github users, format of this file is -#groupname: -# - gh_user -# - gh_user -#groupname: -# - gh_user -# - gh_user diff --git a/repos/HcalConditionsAutomatization/ConditionsValidation/releases.py b/repos/HcalConditionsAutomatization/ConditionsValidation/releases.py deleted file mode 100644 index 776ad15456f3..000000000000 --- a/repos/HcalConditionsAutomatization/ConditionsValidation/releases.py +++ /dev/null @@ -1,13 +0,0 @@ -#Default development branch -# Changes from master branch will be merge in to it -# Any PR open against this will be automatically closed by cms-bot (Pr should be made for master branch) -# For new release cycle just change this and make sure to add its milestone and production branches - -CMSSW_DEVEL_BRANCH = "CMSSW_10_0_X" -RELEASE_BRANCH_MILESTONE={} -RELEASE_BRANCH_CLOSED=[] -RELEASE_BRANCH_PRODUCTION=[] -SPECIAL_RELEASE_MANAGERS=[] -RELEASE_MANAGERS={} -USERS_TO_TRIGGER_HOOKS = set(SPECIAL_RELEASE_MANAGERS + [ m for rel in RELEASE_MANAGERS for m in rel ]) - diff --git a/repos/HcalConditionsAutomatization/ConditionsValidation/repo_config.py b/repos/HcalConditionsAutomatization/ConditionsValidation/repo_config.py deleted file mode 100644 index d170d78812d0..000000000000 --- a/repos/HcalConditionsAutomatization/ConditionsValidation/repo_config.py +++ /dev/null @@ -1,22 +0,0 @@ -from cms_static import GH_CMSSW_ORGANIZATION,GH_CMSSW_REPO,CMSBUILD_GH_USER -from os.path import basename,dirname,abspath -GH_TOKEN="~/.github-token-cmsbot" -GH_TOKEN_READONLY="~/.github-token-readonly" -CONFIG_DIR=dirname(abspath(__file__)) -CMSBUILD_USER="cmsbot" -GH_REPO_ORGANIZATION="HcalConditionsAutomatization" -GH_REPO_NAME="ConditionsValidation" -GH_REPO_FULLNAME=GH_REPO_ORGANIZATION+"/"+GH_REPO_NAME -CREATE_EXTERNAL_ISSUE=False -JENKINS_SERVER="http://cmsjenkins05.cern.ch:8080/cms-jenkins" -ADD_LABELS=False -ADD_WEB_HOOK=True -JENKINS_UPLOAD_DIRECTORY="HcalConditionsAutomatization/ConditionsValidation" -JENKINS_NOTIFICATION_EMAIL="" -OPEN_ISSUE_FOR_PUSH_TESTS=True -IGNORE_ISSUES = [] -#Valid Web hooks -VALID_WEB_HOOKS=['push'] -#Set the Jenkins slave label is your tests needs special machines to run. -JENKINS_SLAVE_LABEL="lxplus7||lxplus6" -def file2Package(filename): return GH_REPO_NAME diff --git a/repos/HcalConditionsAutomatization/ConditionsValidation/run-pr-tests b/repos/HcalConditionsAutomatization/ConditionsValidation/run-pr-tests deleted file mode 100755 index 48c1dd5d9d80..000000000000 --- a/repos/HcalConditionsAutomatization/ConditionsValidation/run-pr-tests +++ /dev/null @@ -1,2 +0,0 @@ -#!/bin/bash -ex -./new.sh diff --git a/repos/HcalConditionsAutomatization/ConditionsValidation/super-users.yaml b/repos/HcalConditionsAutomatization/ConditionsValidation/super-users.yaml deleted file mode 100644 index a41abbbcfb8b..000000000000 --- a/repos/HcalConditionsAutomatization/ConditionsValidation/super-users.yaml +++ /dev/null @@ -1,3 +0,0 @@ -#List of super users, format is -#- ghuser -#- ghuser diff --git a/repos/HcalConditionsAutomatization/ConditionsValidation/watchers.yaml b/repos/HcalConditionsAutomatization/ConditionsValidation/watchers.yaml deleted file mode 100644 index df71e59994b2..000000000000 --- a/repos/HcalConditionsAutomatization/ConditionsValidation/watchers.yaml +++ /dev/null @@ -1,12 +0,0 @@ -# Map between github username and the list of packages to watch. -# Package is a regular expression which will be automatically delimited by ".*" -# Format of this file is -#ghuser: -# - subsystem1/ -# - subsystem/package1 -#ghuser: -# - subsystem2/package1 -# - subsystem2/package2 -smuzaffar: - - ConditionsValidation - diff --git a/repos/HcalConditionsAutomatization/__init__.py b/repos/HcalConditionsAutomatization/__init__.py deleted file mode 100644 index 8b137891791f..000000000000 --- a/repos/HcalConditionsAutomatization/__init__.py +++ /dev/null @@ -1 +0,0 @@ - diff --git a/repos/cms_patatrack/__init__.py b/repos/cms_patatrack/__init__.py deleted file mode 100644 index e69de29bb2d1..000000000000 diff --git a/repos/cms_patatrack/cmssw/__init__.py b/repos/cms_patatrack/cmssw/__init__.py deleted file mode 100644 index e69de29bb2d1..000000000000 diff --git a/repos/cms_patatrack/cmssw/categories.py b/repos/cms_patatrack/cmssw/categories.py deleted file mode 100644 index fca5cfe2e3d3..000000000000 --- a/repos/cms_patatrack/cmssw/categories.py +++ /dev/null @@ -1,29 +0,0 @@ -from cms_static import GH_CMSSW_REPO as gh_cmssw -from cms_static import GH_CMSDIST_REPO as gh_cmsdist -from repo_config import GH_REPO_ORGANIZATION as gh_user -from repo_config import CMSBUILD_USER -from categories_map import CMSSW_CATEGORIES - -CMSSW_L1 = [] -APPROVE_BUILD_RELEASE = list(set([ ] + CMSSW_L1)) -REQUEST_BUILD_RELEASE = APPROVE_BUILD_RELEASE -TRIGGER_PR_TESTS = list(set(['smuzaffar','felicepantaleo'] + REQUEST_BUILD_RELEASE)) -PR_HOLD_MANAGERS = [ ] - -COMMON_CATEGORIES = [ "tests", "code-checks" ] -EXTERNAL_CATEGORIES = [ "externals" ] -EXTERNAL_REPOS = [] - -CMSSW_REPOS = [ gh_user+"/"+gh_cmssw ] -CMSDIST_REPOS = [ gh_user+"/"+gh_cmsdist ] -CMSSW_ISSUES_TRACKERS = list(set(CMSSW_L1)) -COMPARISON_MISSING_MAP = [] - -#github_user:[list of categories] -CMSSW_L2 = { - CMSBUILD_USER : ["tests", "code-checks" ], - 'fwyzard' : list(CMSSW_CATEGORIES.keys()), -} - -USERS_TO_TRIGGER_HOOKS = set(TRIGGER_PR_TESTS + CMSSW_ISSUES_TRACKERS + list(CMSSW_L2.keys())) -CMS_REPOS = set(CMSDIST_REPOS + CMSSW_REPOS + EXTERNAL_REPOS) diff --git a/repos/cms_patatrack/cmssw/category-watchers.yaml b/repos/cms_patatrack/cmssw/category-watchers.yaml deleted file mode 100644 index 77dc27c61264..000000000000 --- a/repos/cms_patatrack/cmssw/category-watchers.yaml +++ /dev/null @@ -1,7 +0,0 @@ -# Map between github username and the list of cmssw categories to watch e.g. alca, db, core etc. -# valid categories are available here http://cms-sw.github.io/categories.html -#Format -#gh_user: -#- category -#- category - diff --git a/repos/cms_patatrack/cmssw/groups.yaml b/repos/cms_patatrack/cmssw/groups.yaml deleted file mode 100644 index 3ae066f99fed..000000000000 --- a/repos/cms_patatrack/cmssw/groups.yaml +++ /dev/null @@ -1,7 +0,0 @@ -#Map between groups and github users, format of this file is -#groupname: -# - gh_user -# - gh_user -#groupname: -# - gh_user -# - gh_user diff --git a/repos/cms_patatrack/cmssw/releases.py b/repos/cms_patatrack/cmssw/releases.py deleted file mode 100644 index a69f01107464..000000000000 --- a/repos/cms_patatrack/cmssw/releases.py +++ /dev/null @@ -1,13 +0,0 @@ -#Default development branch -# Changes from master branch will be merge in to it -# Any PR open against this will be automatically closed by cms-bot (Pr should be made for master branch) -# For new release cycle just change this and make sure to add its milestone and production branches - -CMSSW_DEVEL_BRANCH = "CMSSW_10_1_X" -RELEASE_BRANCH_MILESTONE={} -RELEASE_BRANCH_CLOSED=[] -RELEASE_BRANCH_PRODUCTION=[] -SPECIAL_RELEASE_MANAGERS=[] -RELEASE_MANAGERS={} -USERS_TO_TRIGGER_HOOKS = set(SPECIAL_RELEASE_MANAGERS + [ m for rel in RELEASE_MANAGERS for m in rel ]) - diff --git a/repos/cms_patatrack/cmssw/repo_config.py b/repos/cms_patatrack/cmssw/repo_config.py deleted file mode 100644 index 5aa20e407a88..000000000000 --- a/repos/cms_patatrack/cmssw/repo_config.py +++ /dev/null @@ -1,36 +0,0 @@ -from cms_static import GH_CMSSW_ORGANIZATION,GH_CMSSW_REPO,CMSBUILD_GH_USER -from os.path import basename,dirname,abspath -#GH read/write token: Use default ~/.github-token-cmsbot -GH_TOKEN="~/.github-token-cmsbot" -#GH readonly token: Use default ~/.github-token-readonly -GH_TOKEN_READONLY="~/.github-token-readonly" -CONFIG_DIR=dirname(abspath(__file__)) -#GH bot user: Use default cmsbot -CMSBUILD_USER="cmsbot" -GH_REPO_ORGANIZATION="cms-patatrack" -GH_REPO_FULLNAME="cms-patatrack/cmssw" -CREATE_EXTERNAL_ISSUE=False -#Jenkins CI server: User default http://cmsjenkins05.cern.ch:8080/cms-jenkins -JENKINS_SERVER="http://cmsjenkins05.cern.ch:8080/cms-jenkins" -#GH Web hook pass phrase. This is encrypeted used bot keys. -GITHUB_WEBHOOK_TOKEN='''U2FsdGVkX19C9pvh4GUbgDDUy0G9tSJZu7pFoQ0QodGMQtb/h4AFOKPsBxKlORAz -KXg7+k1B6egPueUzlaJ9BA==''' -#Set to True if you want bot to add build/test labels to your repo -ADD_LABELS=True -#Set to True if you want bot to add GH webhooks. cmsbot needs admin rights -ADD_WEB_HOOK=False -#List of issues/pr which bot should ignore -IGNORE_ISSUES = [] -#Set the Jenkins slave label is your tests needs special machines to run. -JENKINS_SLAVE_LABEL="slc7_amd64 && GPU" -#For cmsdist/cmssw repos , set it to False if you do not want to run standard cms pr tests -CMS_STANDARD_TESTS=True -#Map your branches with cmssw branches for tests -#User Branch => CMSSW/CMSDIST Bracnh -CMS_BRANCH_MAP={ - 'CMSSW_10_1_X_Patatrack' : 'CMSSW_10_1_X', - 'CMSSW_10_2_X_Patatrack' : 'CMSSW_10_2_X' -} -#Valid Web hooks e.g. '.+' to match all event -VALID_WEB_HOOKS=['.+'] - diff --git a/repos/cms_patatrack/cmssw/super-users.yaml b/repos/cms_patatrack/cmssw/super-users.yaml deleted file mode 100644 index a41abbbcfb8b..000000000000 --- a/repos/cms_patatrack/cmssw/super-users.yaml +++ /dev/null @@ -1,3 +0,0 @@ -#List of super users, format is -#- ghuser -#- ghuser diff --git a/repos/cms_patatrack/cmssw/watchers.yaml b/repos/cms_patatrack/cmssw/watchers.yaml deleted file mode 100644 index 2a1bf157228a..000000000000 --- a/repos/cms_patatrack/cmssw/watchers.yaml +++ /dev/null @@ -1,9 +0,0 @@ -# Map between github username and the list of packages to watch. -# Package is a regular expression which will be automatically delimited by ".*" -# Format of this file is -#ghuser: -# - subsystem1/ -# - subsystem/package1 -#ghuser: -# - subsystem2/package1 -# - subsystem2/package2 diff --git a/repos/smuzaffar/__init__.py b/repos/smuzaffar/__init__.py deleted file mode 100644 index e69de29bb2d1..000000000000 diff --git a/repos/smuzaffar/cmssw/__init__.py b/repos/smuzaffar/cmssw/__init__.py deleted file mode 100644 index e69de29bb2d1..000000000000 diff --git a/repos/smuzaffar/cmssw/categories.py b/repos/smuzaffar/cmssw/categories.py deleted file mode 100644 index 3cc2400f831b..000000000000 --- a/repos/smuzaffar/cmssw/categories.py +++ /dev/null @@ -1,29 +0,0 @@ -from cms_static import GH_CMSSW_REPO as gh_cmssw -from cms_static import GH_CMSDIST_REPO as gh_cmsdist -from repo_config import GH_REPO_ORGANIZATION as gh_user -from repo_config import CMSBUILD_USER -from categories_map import CMSSW_CATEGORIES - -CMSSW_L1 = [] -APPROVE_BUILD_RELEASE = list(set([ ] + CMSSW_L1)) -REQUEST_BUILD_RELEASE = APPROVE_BUILD_RELEASE -TRIGGER_PR_TESTS = list(set([] + REQUEST_BUILD_RELEASE)) -PR_HOLD_MANAGERS = [ ] - -COMMON_CATEGORIES = [ "tests", "code-checks" ] -EXTERNAL_CATEGORIES = [ "externals" ] -EXTERNAL_REPOS = [] - -CMSSW_REPOS = [ gh_user+"/"+gh_cmssw ] -CMSDIST_REPOS = [ gh_user+"/"+gh_cmsdist ] -CMSSW_ISSUES_TRACKERS = list(set(CMSSW_L1)) -COMPARISON_MISSING_MAP = [] - -#github_user:[list of categories] -CMSSW_L2 = { - CMSBUILD_USER : ["tests", "code-checks" ], - gh_user : list(CMSSW_CATEGORIES.keys()), -} - -USERS_TO_TRIGGER_HOOKS = set(TRIGGER_PR_TESTS + CMSSW_ISSUES_TRACKERS + list(CMSSW_L2.keys())) -CMS_REPOS = set(CMSDIST_REPOS + CMSSW_REPOS + EXTERNAL_REPOS) diff --git a/repos/smuzaffar/cmssw/category-watchers.yaml b/repos/smuzaffar/cmssw/category-watchers.yaml deleted file mode 100644 index 77dc27c61264..000000000000 --- a/repos/smuzaffar/cmssw/category-watchers.yaml +++ /dev/null @@ -1,7 +0,0 @@ -# Map between github username and the list of cmssw categories to watch e.g. alca, db, core etc. -# valid categories are available here http://cms-sw.github.io/categories.html -#Format -#gh_user: -#- category -#- category - diff --git a/repos/smuzaffar/cmssw/groups.yaml b/repos/smuzaffar/cmssw/groups.yaml deleted file mode 100644 index 3ae066f99fed..000000000000 --- a/repos/smuzaffar/cmssw/groups.yaml +++ /dev/null @@ -1,7 +0,0 @@ -#Map between groups and github users, format of this file is -#groupname: -# - gh_user -# - gh_user -#groupname: -# - gh_user -# - gh_user diff --git a/repos/smuzaffar/cmssw/releases.py b/repos/smuzaffar/cmssw/releases.py deleted file mode 100644 index 776ad15456f3..000000000000 --- a/repos/smuzaffar/cmssw/releases.py +++ /dev/null @@ -1,13 +0,0 @@ -#Default development branch -# Changes from master branch will be merge in to it -# Any PR open against this will be automatically closed by cms-bot (Pr should be made for master branch) -# For new release cycle just change this and make sure to add its milestone and production branches - -CMSSW_DEVEL_BRANCH = "CMSSW_10_0_X" -RELEASE_BRANCH_MILESTONE={} -RELEASE_BRANCH_CLOSED=[] -RELEASE_BRANCH_PRODUCTION=[] -SPECIAL_RELEASE_MANAGERS=[] -RELEASE_MANAGERS={} -USERS_TO_TRIGGER_HOOKS = set(SPECIAL_RELEASE_MANAGERS + [ m for rel in RELEASE_MANAGERS for m in rel ]) - diff --git a/repos/smuzaffar/cmssw/repo_config.py b/repos/smuzaffar/cmssw/repo_config.py deleted file mode 100644 index 5e9544dd78e6..000000000000 --- a/repos/smuzaffar/cmssw/repo_config.py +++ /dev/null @@ -1,33 +0,0 @@ -from cms_static import GH_CMSSW_ORGANIZATION,GH_CMSSW_REPO,CMSBUILD_GH_USER -from os.path import basename,dirname,abspath -#GH read/write token: Use default ~/.github-token-cmsbot -GH_TOKEN="~/.github-token-cmsbot" -#GH readonly token: Use default ~/.github-token-readonly -GH_TOKEN_READONLY="~/.github-token-readonly" -CONFIG_DIR=dirname(abspath(__file__)) -#GH bot user: Use default cmsbot -CMSBUILD_USER="cmsbot" -GH_REPO_ORGANIZATION=basename(dirname(CONFIG_DIR)) -GH_REPO_FULLNAME="smuzaffar/cmssw" -CREATE_EXTERNAL_ISSUE=False -#Jenkins CI server: User default http://cmsjenkins05.cern.ch:8080/cms-jenkins -JENKINS_SERVER="http://cmsjenkins05.cern.ch:8080/cms-jenkins" -#GH Web hook pass phrase. This is encrypeted used bot keys. -GITHUB_WEBHOOK_TOKEN='U2FsdGVkX1+GEHdp/Cmu73+ctvrzSGXc9OvL+8bZyjOe6ZPkqr/GIPgpJHiEp+hR' -#Set to True if you want bot to add build/test labels to your repo -ADD_LABELS=False -#Set to True if you want bot to add GH webhooks. cmsbot needs admin rights -ADD_WEB_HOOK=False -#List of issues/pr which bot should ignore -IGNORE_ISSUES = [10] -#Set the Jenkins slave label is your tests needs special machines to run. -JENKINS_SLAVE_LABEL="" -#For cmsdist/cmssw repos , set it to False if you do not want to run standard cms pr tests -CMS_STANDARD_TESTS=True -#Map your branches with cmssw branches for tests -#User Branch => CMSSW/CMSDIST Bracnh -CMS_BRANCH_MAP={ -} -#Valid Web hooks e.g. '.+' to match all event -VALID_WEB_HOOKS=['.+'] - diff --git a/repos/smuzaffar/cmssw/super-users.yaml b/repos/smuzaffar/cmssw/super-users.yaml deleted file mode 100644 index a41abbbcfb8b..000000000000 --- a/repos/smuzaffar/cmssw/super-users.yaml +++ /dev/null @@ -1,3 +0,0 @@ -#List of super users, format is -#- ghuser -#- ghuser diff --git a/repos/smuzaffar/cmssw/watchers.yaml b/repos/smuzaffar/cmssw/watchers.yaml deleted file mode 100644 index 2a1bf157228a..000000000000 --- a/repos/smuzaffar/cmssw/watchers.yaml +++ /dev/null @@ -1,9 +0,0 @@ -# Map between github username and the list of packages to watch. -# Package is a regular expression which will be automatically delimited by ".*" -# Format of this file is -#ghuser: -# - subsystem1/ -# - subsystem/package1 -#ghuser: -# - subsystem2/package1 -# - subsystem2/package2 diff --git a/repos/smuzaffar/int_build/__init__.py b/repos/smuzaffar/int_build/__init__.py deleted file mode 100644 index e69de29bb2d1..000000000000 diff --git a/repos/smuzaffar/int_build/categories.py b/repos/smuzaffar/int_build/categories.py deleted file mode 100644 index d48a94fbde15..000000000000 --- a/repos/smuzaffar/int_build/categories.py +++ /dev/null @@ -1,32 +0,0 @@ -from cms_static import GH_CMSSW_REPO as gh_cmssw -from cms_static import GH_CMSDIST_REPO as gh_cmsdist -from repo_config import GH_REPO_ORGANIZATION as gh_user -from repo_config import CMSBUILD_USER - -CMSSW_L1 = [] -APPROVE_BUILD_RELEASE = list(set([ ] + CMSSW_L1)) -REQUEST_BUILD_RELEASE = APPROVE_BUILD_RELEASE -TRIGGER_PR_TESTS = list(set([] + REQUEST_BUILD_RELEASE)) -PR_HOLD_MANAGERS = [ ] - -COMMON_CATEGORIES = [ "tests", "code-checks" ] -EXTERNAL_CATEGORIES = [ "externals" ] -EXTERNAL_REPOS = [] - -CMSSW_REPOS = [ gh_user+"/"+gh_cmssw ] -CMSDIST_REPOS = [ gh_user+"/"+gh_cmsdist ] -CMSSW_ISSUES_TRACKERS = list(set(CMSSW_L1)) -COMPARISON_MISSING_MAP = [] - -#github_user:[list of categories] -CMSSW_L2 = { - CMSBUILD_USER : ["tests", "code-checks" ], - gh_user : [gh_user], -} - -CMSSW_CATEGORIES={ - gh_user: [gh_user], -} - -USERS_TO_TRIGGER_HOOKS = set(TRIGGER_PR_TESTS + CMSSW_ISSUES_TRACKERS + list(CMSSW_L2.keys())) -CMS_REPOS = set(CMSDIST_REPOS + CMSSW_REPOS + EXTERNAL_REPOS) diff --git a/repos/smuzaffar/int_build/category-watchers.yaml b/repos/smuzaffar/int_build/category-watchers.yaml deleted file mode 100644 index 77dc27c61264..000000000000 --- a/repos/smuzaffar/int_build/category-watchers.yaml +++ /dev/null @@ -1,7 +0,0 @@ -# Map between github username and the list of cmssw categories to watch e.g. alca, db, core etc. -# valid categories are available here http://cms-sw.github.io/categories.html -#Format -#gh_user: -#- category -#- category - diff --git a/repos/smuzaffar/int_build/groups.yaml b/repos/smuzaffar/int_build/groups.yaml deleted file mode 100644 index 3ae066f99fed..000000000000 --- a/repos/smuzaffar/int_build/groups.yaml +++ /dev/null @@ -1,7 +0,0 @@ -#Map between groups and github users, format of this file is -#groupname: -# - gh_user -# - gh_user -#groupname: -# - gh_user -# - gh_user diff --git a/repos/smuzaffar/int_build/releases.py b/repos/smuzaffar/int_build/releases.py deleted file mode 100644 index 776ad15456f3..000000000000 --- a/repos/smuzaffar/int_build/releases.py +++ /dev/null @@ -1,13 +0,0 @@ -#Default development branch -# Changes from master branch will be merge in to it -# Any PR open against this will be automatically closed by cms-bot (Pr should be made for master branch) -# For new release cycle just change this and make sure to add its milestone and production branches - -CMSSW_DEVEL_BRANCH = "CMSSW_10_0_X" -RELEASE_BRANCH_MILESTONE={} -RELEASE_BRANCH_CLOSED=[] -RELEASE_BRANCH_PRODUCTION=[] -SPECIAL_RELEASE_MANAGERS=[] -RELEASE_MANAGERS={} -USERS_TO_TRIGGER_HOOKS = set(SPECIAL_RELEASE_MANAGERS + [ m for rel in RELEASE_MANAGERS for m in rel ]) - diff --git a/repos/smuzaffar/int_build/repo_config.py b/repos/smuzaffar/int_build/repo_config.py deleted file mode 100644 index 653e36074ae9..000000000000 --- a/repos/smuzaffar/int_build/repo_config.py +++ /dev/null @@ -1,15 +0,0 @@ -from cms_static import GH_CMSSW_ORGANIZATION,GH_CMSSW_REPO,CMSBUILD_GH_USER -from os.path import basename,dirname,abspath -GH_TOKEN="~/.github-token-cmsbot" -GH_TOKEN_READONLY="~/.github-token-readonly" -CONFIG_DIR=dirname(abspath(__file__)) -CMSBUILD_USER="cmsbot" -GH_REPO_ORGANIZATION=basename(dirname(CONFIG_DIR)) -GH_REPO_FULLNAME="smuzaffar/int-build" -CREATE_EXTERNAL_ISSUE=False -JENKINS_SERVER="http://cmsjenkins05.cern.ch:8080/cms-jenkins" -GITHUB_WEBHOOK_TOKEN='U2FsdGVkX1+GEHdp/Cmu73+ctvrzSGXc9OvL+8bZyjOe6ZPkqr/GIPgpJHiEp+hR' -ADD_LABELS=False -ADD_WEB_HOOK=False -IGNORE_ISSUES = [] -def file2Package(filename): return GH_REPO_ORGANIZATION diff --git a/repos/smuzaffar/int_build/run-pr-tests b/repos/smuzaffar/int_build/run-pr-tests deleted file mode 100755 index 23d510e3662b..000000000000 --- a/repos/smuzaffar/int_build/run-pr-tests +++ /dev/null @@ -1,4 +0,0 @@ -#!/bin/bash -ex -echo OK -echo -e "+1\n\nAll OK" > $WORKSPACE/result.txt - diff --git a/repos/smuzaffar/int_build/super-users.yaml b/repos/smuzaffar/int_build/super-users.yaml deleted file mode 100644 index a41abbbcfb8b..000000000000 --- a/repos/smuzaffar/int_build/super-users.yaml +++ /dev/null @@ -1,3 +0,0 @@ -#List of super users, format is -#- ghuser -#- ghuser diff --git a/repos/smuzaffar/int_build/watchers.yaml b/repos/smuzaffar/int_build/watchers.yaml deleted file mode 100644 index 2a1bf157228a..000000000000 --- a/repos/smuzaffar/int_build/watchers.yaml +++ /dev/null @@ -1,9 +0,0 @@ -# Map between github username and the list of packages to watch. -# Package is a regular expression which will be automatically delimited by ".*" -# Format of this file is -#ghuser: -# - subsystem1/ -# - subsystem/package1 -#ghuser: -# - subsystem2/package1 -# - subsystem2/package2