File tree 1 file changed +26
-2
lines changed
1 file changed +26
-2
lines changed Original file line number Diff line number Diff line change @@ -2875,8 +2875,8 @@ pub const TESTS: &'static [&'static TestCase] = &[
2875
2875
} ,
2876
2876
& TestCase {
2877
2877
arch : CortexM ,
2878
- mfgr : Nxp ,
2879
- chip : "LPC43xx_svd_v5 " ,
2878
+ mfgr : NXP ,
2879
+ chip : "LPC43xx_43Sxx " ,
2880
2880
svd_url : None ,
2881
2881
should_pass : false ,
2882
2882
run_when : Never ,
@@ -2900,6 +2900,30 @@ pub const TESTS: &'static [&'static TestCase] = &[
2900
2900
should_pass : false ,
2901
2901
run_when : Never ,
2902
2902
} ,
2903
+ & TestCase {
2904
+ arch : CortexM ,
2905
+ mfgr : NXP ,
2906
+ chip : "MK22F25612" ,
2907
+ svd_url : None ,
2908
+ should_pass : true ,
2909
+ run_when : NotShort ,
2910
+ } ,
2911
+ & TestCase {
2912
+ arch : CortexM ,
2913
+ mfgr : NXP ,
2914
+ chip : "MK22F51212" ,
2915
+ svd_url : None ,
2916
+ should_pass : true ,
2917
+ run_when : NotShort ,
2918
+ } ,
2919
+ & TestCase {
2920
+ arch : CortexM ,
2921
+ mfgr : NXP ,
2922
+ chip : "MKW41Z4" ,
2923
+ svd_url : None ,
2924
+ should_pass : true ,
2925
+ run_when : NotShort ,
2926
+ } ,
2903
2927
& TestCase {
2904
2928
arch : CortexM ,
2905
2929
mfgr : SiliconLabs ,
You can’t perform that action at this time.
0 commit comments