diff --git a/agendas/2024-05-02.adoc b/agendas/2024-05-02.adoc
new file mode 100644
index 0000000..b569bc5
--- /dev/null
+++ b/agendas/2024-05-02.adoc
@@ -0,0 +1,86 @@
+= Scalar Efficiency SIG Meeting: May 2, 2024
+Derek Hower, Qualcomm
+:title-page:
+:pdf-theme: slides-theme.yml
+:pdf-fontsdir: docs-resources/fonts
+:imagesdir: docs-resources/images
+:pdf-page-layout: landscape
+
+<<<
+== Agenda
+
+ * Call for Chair/Vice-chair
+ * Load/store pair
+ * Instruction database format
+ * Discuss processor types / metrics / workloads
+
+<<<
+== Call for Chair/Vice-chair
+
+ * Nominations must be received by *May 10, 2024*
+ ** Send name, affiliation, qualifications, and short bio to mailto:help@riscv.org[]
+ * Further reading:
+ ** https://docs.google.com/document/d/1_0Mnd5sXn8KcyOUI4-qvCdG7ITPY6vSAIhFc5Iy-URI/edit?usp=sharing[Groups & Chairs policy] for more information on the process
+ ** https://docs.google.com/document/d/1m1zleRPI10QlczprzIWxbRa0mJyIf2AZVJl1U95776Q/edit?usp=sharing[Chairs Best Practices] for more information on chair duties & responsibilities.
+
+<<<
+== Load/store pair
+
+ * Recall: ARC authorized Zilsd (RV32 load/store double into sequential registers) fast-track extension
+ * ARC has requested that flexible load/store pairs (independent dst regs), included in the SE SIG charter, be considered for consistency.
+ * Two proposals:
+
+|===
+| | Alibaba T-Head | Qualcomm | LD/SD (RV32)
+
+h| Encoding size | 32 | 32 | 32
+h| Dest Regs | Independently specified | Independently specified | Sequential (even/odd)
+h| Addressing mode | Reg-imm (shifted) | Reg-imm (shifted) | Reg-imm
+h| Src Reg | *Independently specified* | *Implicitly `sp`* | Independently specified
+h| Variants | *w, uw (RV64), d (RV64)* | *b, ub, h, uh, w, uw (RV64), d (RV64)* +
+*Pre-update/Post-update* | d
+|===
+
+<<<
+=== Comparison
+
+|===
+| | Alibaba T-Head | Qualcomm | LD/SD (RV32)
+
+h| Codepoints per variant | 2^17^ | 2^15^ | 2^22^
+h| Variants | 5 | 33 | 2
+h| % SROS per variant | 0.0163% | 0.0041% | 0.5208%
+h| % SROS total | 0.0815% | 0.1353% | 1.0416%
+h| Implicit offset shift | 2*data size (aligned to pair) | data size (aligned to single) | 0
+h| Offset bits | 2 | 5 | 12
+h| Offset reach (doubleword) | 64 bytes | 256 bytes | 4096 bytes
+h| SPEC 2006, clang 16, -O3 static code size reduction | | 1.98% Avg +
+5.51% Max |
+h| % Avg Reduction / % SROS | | 14.63 |
+|===
+
+<<<
+== Load/store pair semantics
+
+ * Ideally, consistent semantics across all pair instructions are consistent
+ * Exceptions:
+ ** Precise, atomic (both pairs occur or neither does)
+ ** *tval written with address causing fault (could be either address)
+ * Consistency:
+ ** Each load/store in the pair is independent, can be reordered in global order
+ ** Non-idempotent memory: implementations have option to trap. If no trap, each load/store must only be performed once (exceptions resolved ahead of time)
+
+<<<
+== Instruction database format
+
+ * Presented Google Sheet format last meeting
+ * Text format suggested to manage concurrent work. See https://github.com/riscv-admin/riscv-scalar-efficiency/tree/main/insts[prototype]
+ ** Instruction data specified in YAML files.
+ ** Vendors can be separate.
+ ** Script aggregates into Asciidoc table.
+
+<<<
+== Processor classes
+
+ * https://github.com/riscv-admin/riscv-scalar-efficiency/blob/main/work%20product/processor_classes.adoc[See Draft]
+ 
\ No newline at end of file