Skip to content

Commit

Permalink
fpga: PR reviews
Browse files Browse the repository at this point in the history
  • Loading branch information
CyrilKoe committed Dec 6, 2023
1 parent 90c08f7 commit f609539
Show file tree
Hide file tree
Showing 3 changed files with 7 additions and 2 deletions.
1 change: 0 additions & 1 deletion carfield.mk
Original file line number Diff line number Diff line change
Expand Up @@ -11,7 +11,6 @@
CAR_ROOT ?= $(shell $(BENDER) path carfield)
CAR_SW_DIR := $(CAR_ROOT)/sw
CAR_XIL_DIR := $(CAR_ROOT)/target/xilinx
CAR_XIL_DIR_BD := $(CAR_ROOT)/target/xilinx_bd
CAR_HW_DIR := $(CAR_ROOT)/hw

BENDER ?= bender
Expand Down
6 changes: 6 additions & 0 deletions target/xilinx/flavor_bd/scripts/carfield_bd_ext_jtag.tcl
Original file line number Diff line number Diff line change
@@ -1,3 +1,9 @@
# Copyright 2020 ETH Zurich and University of Bologna.
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51
#
# Cyril Koenig <[email protected]>

set jtag_gnd_o [ create_bd_port -dir O jtag_gnd_o ]
set jtag_tck_i [ create_bd_port -dir I jtag_tck_i ]
set jtag_tdi_i [ create_bd_port -dir I jtag_tdi_i ]
Expand Down
2 changes: 1 addition & 1 deletion target/xilinx/flavor_bd/scripts/carfield_bd_vcu128.tcl
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@

# This file was generated for vivado 2020.2
################################################################
# This is a generated script based on design: design_1
#
Expand Down

0 comments on commit f609539

Please sign in to comment.