+
+ +
+

Input / Output — Virtex 2, Spartan 3

+
+

Todo

+

document

+
+
+

I/O interface

+
+

Todo

+

document

+
+
+

IOI — Virtex 2

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0---~IOI0:ICLK2INV
1---~IOI0:OFF1_SRVAL
2~IOI0:IFF1_SRVALIOI0:IFF_SR_EN-~IOI0:REVINV
3IOI0:TSBYPASS_MUXIOI0:IFF_REV_EN-IOI0:OMUX[2]
4IOI0:I_DELAY_ENIOI0:TFF_REV_ENIOI0:OFF_REV_EN~IOI0:TCEINV
5~IOI0:TFF1_SRVALIOI0:TFF_SR_ENIOI0:OFF_SR_ENIOI0:OMUX[0]
6IOI0:I_TSBYPASS_EN--~IOI0:ICEINV
7IOI0:TMUX[0]--IOI0:OFF1_LATCH
8IOI0:TMUX[2]--~IOI0:ICLK1INV
9IOI0:IFF_TSBYPASS_EN~IOI0:IFF1_INIT-~IOI0:OTCLK2INV
10IOI0:OFF_SYNC--IOI0:OMUX[1]
11IOI0:IFF_DELAY_EN--IOI0:O1INV
12IOI0:TFF_SYNC--IOI0:OMUX[3]
13IOI0:IFF_SYNC~IOI0:IFF2_INIT-IOI0:O2INV
14IOI0:TMUX[3]--IOI0:OFF2_LATCH
15IOI0:TMUX[1]--IOI0:T1INV
16IOI0:IFF_LATCH---
17IOI0:TFF2_LATCH~IOI0:TFF_INIT~IOI0:OFF_INITIOI0:T2INV
18IOI1:TFF1_LATCH--~IOI0:OFF2_SRVAL
19~IOI0:TFF2_SRVAL--~IOI0:OTCLK1INV
20~IOI0:IFF2_SRVAL--~IOI1:ICLK2INV
21~IOI1:IFF1_SRVALIOI1:IFF_SR_EN-~IOI1:OFF1_SRVAL
22~IOI1:TFF1_SRVALIOI1:IFF_REV_EN-~IOI1:REVINV
23IOI1:TSBYPASS_MUXIOI1:TFF_REV_ENIOI1:OFF_REV_ENIOI1:OMUX[2]
24IOI1:I_DELAY_ENIOI1:TFF_SR_ENIOI1:OFF_SR_EN~IOI1:TCEINV
25IOI1:TMUX[0]--IOI1:OMUX[0]
26IOI1:I_TSBYPASS_EN--~IOI1:ICEINV
27IOI1:TMUX[2]--IOI1:OFF1_LATCH
28IOI1:OFF_SYNC--~IOI1:ICLK1INV
29IOI1:IFF_TSBYPASS_EN~IOI1:IFF1_INIT-~IOI1:OTCLK2INV
30IOI1:TFF_SYNC--IOI1:OMUX[1]
31IOI1:IFF_DELAY_EN--IOI1:O1INV
32IOI1:IFF_SYNC--IOI1:OMUX[3]
33IOI1:TMUX[3]~IOI1:IFF2_INIT-IOI1:O2INV
34IOI0:TFF1_LATCH--IOI1:OFF2_LATCH
35IOI1:IFF_LATCH--IOI1:T1INV
36IOI1:TMUX[1]---
37IOI1:TFF2_LATCH~IOI1:TFF_INIT~IOI1:OFF_INITIOI1:T2INV
38~IOI1:TFF2_SRVAL--~IOI1:OFF2_SRVAL
39~IOI1:IFF2_SRVAL--~IOI1:OTCLK1INV
40~IOI2:IFF1_SRVALIOI2:IFF_SR_EN-~IOI2:ICLK2INV
41IOI2:TFF1_LATCHIOI2:IFF_REV_EN-~IOI2:OFF1_SRVAL
42~IOI2:TFF1_SRVALIOI2:TFF_REV_ENIOI2:OFF_REV_EN~IOI2:REVINV
43IOI2:TSBYPASS_MUXIOI2:TFF_SR_ENIOI2:OFF_SR_ENIOI2:OMUX[2]
44IOI2:I_DELAY_EN--~IOI2:TCEINV
45IOI2:TMUX[0]--IOI2:OMUX[0]
46IOI2:I_TSBYPASS_EN--~IOI2:ICEINV
47IOI2:TMUX[2]--IOI2:OFF1_LATCH
48IOI2:OFF_SYNC--~IOI2:ICLK1INV
49IOI2:IFF_TSBYPASS_EN~IOI2:IFF1_INIT-~IOI2:OTCLK2INV
50IOI2:TFF_SYNC--IOI2:OMUX[1]
51IOI2:IFF_DELAY_EN--IOI2:O1INV
52IOI2:IFF_SYNC--IOI2:OMUX[3]
53IOI2:TMUX[3]~IOI2:IFF2_INIT-IOI2:O2INV
54IOI2:IFF_LATCH--IOI2:OFF2_LATCH
55IOI2:TMUX[1]~IOI2:TFF_INIT~IOI2:OFF_INITIOI2:T1INV
56IOI2:TFF2_LATCH---
57~IOI2:TFF2_SRVAL--IOI2:T2INV
58~IOI2:IFF2_SRVAL--~IOI2:OFF2_SRVAL
59~IOI3:IFF1_SRVALIOI3:IFF_SR_EN-~IOI2:OTCLK1INV
60~IOI3:TFF1_SRVALIOI3:IFF_REV_EN-~IOI3:ICLK2INV
61IOI3:TMUX[0]IOI3:TFF_REV_ENIOI3:OFF_REV_EN~IOI3:OFF1_SRVAL
62IOI3:TFF1_LATCHIOI3:TFF_SR_ENIOI3:OFF_SR_EN~IOI3:REVINV
63IOI3:TSBYPASS_MUX--IOI3:OMUX[2]
64IOI3:I_DELAY_EN--~IOI3:TCEINV
65IOI3:TMUX[2]--IOI3:OMUX[0]
66IOI3:I_TSBYPASS_EN--~IOI3:ICEINV
67IOI3:OFF_SYNC--IOI3:OFF1_LATCH
68IOI3:TFF_SYNC--~IOI3:ICLK1INV
69IOI3:IFF_TSBYPASS_EN~IOI3:IFF1_INIT-~IOI3:OTCLK2INV
70IOI3:IFF_SYNC--IOI3:OMUX[1]
71IOI3:IFF_DELAY_EN--IOI3:O1INV
72IOI3:TMUX[3]--IOI3:OMUX[3]
73IOI3:IFF_LATCH~IOI3:IFF2_INIT-IOI3:O2INV
74IOI3:TMUX[1]--IOI3:OFF2_LATCH
75IOI3:TFF2_LATCH~IOI3:TFF_INIT~IOI3:OFF_INITIOI3:T1INV
76~IOI3:TFF2_SRVAL---
77~IOI3:IFF2_SRVAL--IOI3:T2INV
78---~IOI3:OFF2_SRVAL
79---~IOI3:OTCLK1INV
+
+
+
+
+ + + + + + +
IOI0:IFF1_SRVAL[0, 0, 2]
IOI1:IFF1_SRVAL[0, 0, 21]
IOI2:IFF1_SRVAL[0, 0, 40]
IOI3:IFF1_SRVAL[0, 0, 59]
Inverted~[0]
+
+
+
+
+ + + + + + + +
IOI0:TSBYPASS_MUX[0, 0, 3]
IOI1:TSBYPASS_MUX[0, 0, 23]
IOI2:TSBYPASS_MUX[0, 0, 43]
IOI3:TSBYPASS_MUX[0, 0, 63]
TMUX0
GND1
+
+
+
+
+ + + + + + +
IOI0:I_DELAY_EN[0, 0, 4]
IOI1:I_DELAY_EN[0, 0, 24]
IOI2:I_DELAY_EN[0, 0, 44]
IOI3:I_DELAY_EN[0, 0, 64]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:TFF1_SRVAL[0, 0, 5]
IOI1:TFF1_SRVAL[0, 0, 22]
IOI2:TFF1_SRVAL[0, 0, 42]
IOI3:TFF1_SRVAL[0, 0, 60]
Inverted~[0]
+
+
+
+
+ + + + + + +
IOI0:I_TSBYPASS_EN[0, 0, 6]
IOI1:I_TSBYPASS_EN[0, 0, 26]
IOI2:I_TSBYPASS_EN[0, 0, 46]
IOI3:I_TSBYPASS_EN[0, 0, 66]
Non-inverted[0]
+
+
+
+
+ + + + + + + + + + + +
IOI0:TMUX[0, 0, 14][0, 0, 8][0, 0, 15][0, 0, 7]
IOI1:TMUX[0, 0, 33][0, 0, 27][0, 0, 36][0, 0, 25]
IOI2:TMUX[0, 0, 53][0, 0, 47][0, 0, 55][0, 0, 45]
IOI3:TMUX[0, 0, 72][0, 0, 65][0, 0, 74][0, 0, 61]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+
+
+ + + + + + +
IOI0:IFF_TSBYPASS_EN[0, 0, 9]
IOI1:IFF_TSBYPASS_EN[0, 0, 29]
IOI2:IFF_TSBYPASS_EN[0, 0, 49]
IOI3:IFF_TSBYPASS_EN[0, 0, 69]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:OFF_SYNC[0, 0, 10]
IOI1:OFF_SYNC[0, 0, 28]
IOI2:OFF_SYNC[0, 0, 48]
IOI3:OFF_SYNC[0, 0, 67]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:IFF_DELAY_EN[0, 0, 11]
IOI1:IFF_DELAY_EN[0, 0, 31]
IOI2:IFF_DELAY_EN[0, 0, 51]
IOI3:IFF_DELAY_EN[0, 0, 71]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:TFF_SYNC[0, 0, 12]
IOI1:TFF_SYNC[0, 0, 30]
IOI2:TFF_SYNC[0, 0, 50]
IOI3:TFF_SYNC[0, 0, 68]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:IFF_SYNC[0, 0, 13]
IOI1:IFF_SYNC[0, 0, 32]
IOI2:IFF_SYNC[0, 0, 52]
IOI3:IFF_SYNC[0, 0, 70]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:IFF_LATCH[0, 0, 16]
IOI1:IFF_LATCH[0, 0, 35]
IOI2:IFF_LATCH[0, 0, 54]
IOI3:IFF_LATCH[0, 0, 73]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:TFF2_LATCH[0, 0, 17]
IOI1:TFF2_LATCH[0, 0, 37]
IOI2:TFF2_LATCH[0, 0, 56]
IOI3:TFF2_LATCH[0, 0, 75]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:TFF1_LATCH[0, 0, 34]
IOI1:TFF1_LATCH[0, 0, 18]
IOI2:TFF1_LATCH[0, 0, 41]
IOI3:TFF1_LATCH[0, 0, 62]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:TFF2_SRVAL[0, 0, 19]
IOI1:TFF2_SRVAL[0, 0, 38]
IOI2:TFF2_SRVAL[0, 0, 57]
IOI3:TFF2_SRVAL[0, 0, 76]
Inverted~[0]
+
+
+
+
+ + + + + + +
IOI0:IFF2_SRVAL[0, 0, 20]
IOI1:IFF2_SRVAL[0, 0, 39]
IOI2:IFF2_SRVAL[0, 0, 58]
IOI3:IFF2_SRVAL[0, 0, 77]
Inverted~[0]
+
+
+
+
+ + + + + + +
IOI0:IFF_SR_EN[0, 1, 2]
IOI1:IFF_SR_EN[0, 1, 21]
IOI2:IFF_SR_EN[0, 1, 40]
IOI3:IFF_SR_EN[0, 1, 59]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:IFF_REV_EN[0, 1, 3]
IOI1:IFF_REV_EN[0, 1, 22]
IOI2:IFF_REV_EN[0, 1, 41]
IOI3:IFF_REV_EN[0, 1, 60]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:TFF_REV_EN[0, 1, 4]
IOI1:TFF_REV_EN[0, 1, 23]
IOI2:TFF_REV_EN[0, 1, 42]
IOI3:TFF_REV_EN[0, 1, 61]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:TFF_SR_EN[0, 1, 5]
IOI1:TFF_SR_EN[0, 1, 24]
IOI2:TFF_SR_EN[0, 1, 43]
IOI3:TFF_SR_EN[0, 1, 62]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:IFF1_INIT[0, 1, 9]
IOI1:IFF1_INIT[0, 1, 29]
IOI2:IFF1_INIT[0, 1, 49]
IOI3:IFF1_INIT[0, 1, 69]
Inverted~[0]
+
+
+
+
+ + + + + + +
IOI0:IFF2_INIT[0, 1, 13]
IOI1:IFF2_INIT[0, 1, 33]
IOI2:IFF2_INIT[0, 1, 53]
IOI3:IFF2_INIT[0, 1, 73]
Inverted~[0]
+
+
+
+
+ + + + + + +
IOI0:TFF_INIT[0, 1, 17]
IOI1:TFF_INIT[0, 1, 37]
IOI2:TFF_INIT[0, 1, 55]
IOI3:TFF_INIT[0, 1, 75]
Inverted~[0]
+
+
+
+
+ + + + + + +
IOI0:OFF_REV_EN[0, 2, 4]
IOI1:OFF_REV_EN[0, 2, 23]
IOI2:OFF_REV_EN[0, 2, 42]
IOI3:OFF_REV_EN[0, 2, 61]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:OFF_SR_EN[0, 2, 5]
IOI1:OFF_SR_EN[0, 2, 24]
IOI2:OFF_SR_EN[0, 2, 43]
IOI3:OFF_SR_EN[0, 2, 62]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:OFF_INIT[0, 2, 17]
IOI1:OFF_INIT[0, 2, 37]
IOI2:OFF_INIT[0, 2, 55]
IOI3:OFF_INIT[0, 2, 75]
Inverted~[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
IOI0:ICEINV[0, 3, 6]
IOI0:ICLK1INV[0, 3, 8]
IOI0:ICLK2INV[0, 3, 0]
IOI0:OTCLK1INV[0, 3, 19]
IOI0:OTCLK2INV[0, 3, 9]
IOI0:REVINV[0, 3, 2]
IOI0:TCEINV[0, 3, 4]
IOI1:ICEINV[0, 3, 26]
IOI1:ICLK1INV[0, 3, 28]
IOI1:ICLK2INV[0, 3, 20]
IOI1:OTCLK1INV[0, 3, 39]
IOI1:OTCLK2INV[0, 3, 29]
IOI1:REVINV[0, 3, 22]
IOI1:TCEINV[0, 3, 24]
IOI2:ICEINV[0, 3, 46]
IOI2:ICLK1INV[0, 3, 48]
IOI2:ICLK2INV[0, 3, 40]
IOI2:OTCLK1INV[0, 3, 59]
IOI2:OTCLK2INV[0, 3, 49]
IOI2:REVINV[0, 3, 42]
IOI2:TCEINV[0, 3, 44]
IOI3:ICEINV[0, 3, 66]
IOI3:ICLK1INV[0, 3, 68]
IOI3:ICLK2INV[0, 3, 60]
IOI3:OTCLK1INV[0, 3, 79]
IOI3:OTCLK2INV[0, 3, 69]
IOI3:REVINV[0, 3, 62]
IOI3:TCEINV[0, 3, 64]
Inverted~[0]
+
+
+
+
+ + + + + + +
IOI0:OFF1_SRVAL[0, 3, 1]
IOI1:OFF1_SRVAL[0, 3, 21]
IOI2:OFF1_SRVAL[0, 3, 41]
IOI3:OFF1_SRVAL[0, 3, 61]
Inverted~[0]
+
+
+
+
+ + + + + + + + + + + +
IOI0:OMUX[0, 3, 12][0, 3, 3][0, 3, 10][0, 3, 5]
IOI1:OMUX[0, 3, 32][0, 3, 23][0, 3, 30][0, 3, 25]
IOI2:OMUX[0, 3, 52][0, 3, 43][0, 3, 50][0, 3, 45]
IOI3:OMUX[0, 3, 72][0, 3, 63][0, 3, 70][0, 3, 65]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+
+
+ + + + + + +
IOI0:OFF1_LATCH[0, 3, 7]
IOI1:OFF1_LATCH[0, 3, 27]
IOI2:OFF1_LATCH[0, 3, 47]
IOI3:OFF1_LATCH[0, 3, 67]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + + + +
IOI0:O1INV[0, 3, 11]
IOI0:O2INV[0, 3, 13]
IOI0:T1INV[0, 3, 15]
IOI0:T2INV[0, 3, 17]
IOI1:O1INV[0, 3, 31]
IOI1:O2INV[0, 3, 33]
IOI1:T1INV[0, 3, 35]
IOI1:T2INV[0, 3, 37]
IOI2:O1INV[0, 3, 51]
IOI2:O2INV[0, 3, 53]
IOI2:T1INV[0, 3, 55]
IOI2:T2INV[0, 3, 57]
IOI3:O1INV[0, 3, 71]
IOI3:O2INV[0, 3, 73]
IOI3:T1INV[0, 3, 75]
IOI3:T2INV[0, 3, 77]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:OFF2_LATCH[0, 3, 14]
IOI1:OFF2_LATCH[0, 3, 34]
IOI2:OFF2_LATCH[0, 3, 54]
IOI3:OFF2_LATCH[0, 3, 74]
Non-inverted[0]
+
+
+
+
+ + + + + + +
IOI0:OFF2_SRVAL[0, 3, 18]
IOI1:OFF2_SRVAL[0, 3, 38]
IOI2:OFF2_SRVAL[0, 3, 58]
IOI3:OFF2_SRVAL[0, 3, 78]
Inverted~[0]
+
+
+

IOI.CLK_B — Virtex 2

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0---~IOI0:ICLK2INV
1---~IOI0:OFF1_SRVAL
2~IOI0:IFF1_SRVALIOI0:IFF_SR_EN-~IOI0:REVINV
3IOI0:TSBYPASS_MUXIOI0:IFF_REV_EN-IOI0:OMUX[2]
4IOI0:I_DELAY_ENIOI0:TFF_REV_ENIOI0:OFF_REV_EN~IOI0:TCEINV
5~IOI0:TFF1_SRVALIOI0:TFF_SR_ENIOI0:OFF_SR_ENIOI0:OMUX[0]
6IOI0:I_TSBYPASS_EN--~IOI0:ICEINV
7IOI0:TMUX[0]--IOI0:OFF1_LATCH
8IOI0:TMUX[2]--~IOI0:ICLK1INV
9IOI0:IFF_TSBYPASS_EN~IOI0:IFF1_INIT-~IOI0:OTCLK2INV
10IOI0:OFF_SYNC--IOI0:OMUX[1]
11IOI0:IFF_DELAY_EN--IOI0:O1INV
12IOI0:TFF_SYNC--IOI0:OMUX[3]
13IOI0:IFF_SYNC~IOI0:IFF2_INIT-IOI0:O2INV
14IOI0:TMUX[3]--IOI0:OFF2_LATCH
15IOI0:TMUX[1]--IOI0:T1INV
16IOI0:IFF_LATCH---
17IOI0:TFF2_LATCH~IOI0:TFF_INIT~IOI0:OFF_INITIOI0:T2INV
18IOI1:TFF1_LATCH--~IOI0:OFF2_SRVAL
19~IOI0:TFF2_SRVAL--~IOI0:OTCLK1INV
20~IOI0:IFF2_SRVAL--~IOI1:ICLK2INV
21~IOI1:IFF1_SRVALIOI1:IFF_SR_EN-~IOI1:OFF1_SRVAL
22~IOI1:TFF1_SRVALIOI1:IFF_REV_EN-~IOI1:REVINV
23IOI1:TSBYPASS_MUXIOI1:TFF_REV_ENIOI1:OFF_REV_ENIOI1:OMUX[2]
24IOI1:I_DELAY_ENIOI1:TFF_SR_ENIOI1:OFF_SR_EN~IOI1:TCEINV
25IOI1:TMUX[0]--IOI1:OMUX[0]
26IOI1:I_TSBYPASS_EN--~IOI1:ICEINV
27IOI1:TMUX[2]--IOI1:OFF1_LATCH
28IOI1:OFF_SYNC--~IOI1:ICLK1INV
29IOI1:IFF_TSBYPASS_EN~IOI1:IFF1_INIT-~IOI1:OTCLK2INV
30IOI1:TFF_SYNC--IOI1:OMUX[1]
31IOI1:IFF_DELAY_EN--IOI1:O1INV
32IOI1:IFF_SYNC--IOI1:OMUX[3]
33IOI1:TMUX[3]~IOI1:IFF2_INIT-IOI1:O2INV
34IOI0:TFF1_LATCH--IOI1:OFF2_LATCH
35IOI1:IFF_LATCH--IOI1:T1INV
36IOI1:TMUX[1]---
37IOI1:TFF2_LATCH~IOI1:TFF_INIT~IOI1:OFF_INITIOI1:T2INV
38~IOI1:TFF2_SRVAL--~IOI1:OFF2_SRVAL
39~IOI1:IFF2_SRVAL--~IOI1:OTCLK1INV
+
+
+ + + + +
IOI0:IFF1_SRVAL[0, 0, 2]
IOI1:IFF1_SRVAL[0, 0, 21]
Inverted~[0]
+
+
+ + + + + +
IOI0:TSBYPASS_MUX[0, 0, 3]
IOI1:TSBYPASS_MUX[0, 0, 23]
TMUX0
GND1
+
+
+ + + + +
IOI0:I_DELAY_EN[0, 0, 4]
IOI1:I_DELAY_EN[0, 0, 24]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF1_SRVAL[0, 0, 5]
IOI1:TFF1_SRVAL[0, 0, 22]
Inverted~[0]
+
+
+ + + + +
IOI0:I_TSBYPASS_EN[0, 0, 6]
IOI1:I_TSBYPASS_EN[0, 0, 26]
Non-inverted[0]
+
+
+ + + + + + + + + +
IOI0:TMUX[0, 0, 14][0, 0, 8][0, 0, 15][0, 0, 7]
IOI1:TMUX[0, 0, 33][0, 0, 27][0, 0, 36][0, 0, 25]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+ + + + +
IOI0:IFF_TSBYPASS_EN[0, 0, 9]
IOI1:IFF_TSBYPASS_EN[0, 0, 29]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF_SYNC[0, 0, 10]
IOI1:OFF_SYNC[0, 0, 28]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_DELAY_EN[0, 0, 11]
IOI1:IFF_DELAY_EN[0, 0, 31]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF_SYNC[0, 0, 12]
IOI1:TFF_SYNC[0, 0, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_SYNC[0, 0, 13]
IOI1:IFF_SYNC[0, 0, 32]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_LATCH[0, 0, 16]
IOI1:IFF_LATCH[0, 0, 35]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF2_LATCH[0, 0, 17]
IOI1:TFF2_LATCH[0, 0, 37]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF1_LATCH[0, 0, 34]
IOI1:TFF1_LATCH[0, 0, 18]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF2_SRVAL[0, 0, 19]
IOI1:TFF2_SRVAL[0, 0, 38]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF2_SRVAL[0, 0, 20]
IOI1:IFF2_SRVAL[0, 0, 39]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_SR_EN[0, 1, 2]
IOI1:IFF_SR_EN[0, 1, 21]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_REV_EN[0, 1, 3]
IOI1:IFF_REV_EN[0, 1, 22]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF_REV_EN[0, 1, 4]
IOI1:TFF_REV_EN[0, 1, 23]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF_SR_EN[0, 1, 5]
IOI1:TFF_SR_EN[0, 1, 24]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF1_INIT[0, 1, 9]
IOI1:IFF1_INIT[0, 1, 29]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF2_INIT[0, 1, 13]
IOI1:IFF2_INIT[0, 1, 33]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF_INIT[0, 1, 17]
IOI1:TFF_INIT[0, 1, 37]
Inverted~[0]
+
+
+ + + + +
IOI0:OFF_REV_EN[0, 2, 4]
IOI1:OFF_REV_EN[0, 2, 23]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF_SR_EN[0, 2, 5]
IOI1:OFF_SR_EN[0, 2, 24]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF_INIT[0, 2, 17]
IOI1:OFF_INIT[0, 2, 37]
Inverted~[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + +
IOI0:ICEINV[0, 3, 6]
IOI0:ICLK1INV[0, 3, 8]
IOI0:ICLK2INV[0, 3, 0]
IOI0:OTCLK1INV[0, 3, 19]
IOI0:OTCLK2INV[0, 3, 9]
IOI0:REVINV[0, 3, 2]
IOI0:TCEINV[0, 3, 4]
IOI1:ICEINV[0, 3, 26]
IOI1:ICLK1INV[0, 3, 28]
IOI1:ICLK2INV[0, 3, 20]
IOI1:OTCLK1INV[0, 3, 39]
IOI1:OTCLK2INV[0, 3, 29]
IOI1:REVINV[0, 3, 22]
IOI1:TCEINV[0, 3, 24]
Inverted~[0]
+
+
+ + + + +
IOI0:OFF1_SRVAL[0, 3, 1]
IOI1:OFF1_SRVAL[0, 3, 21]
Inverted~[0]
+
+
+ + + + + + + + + +
IOI0:OMUX[0, 3, 12][0, 3, 3][0, 3, 10][0, 3, 5]
IOI1:OMUX[0, 3, 32][0, 3, 23][0, 3, 30][0, 3, 25]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+ + + + +
IOI0:OFF1_LATCH[0, 3, 7]
IOI1:OFF1_LATCH[0, 3, 27]
Non-inverted[0]
+
+
+
+
+
+
+
+
+ + + + + + + + + + +
IOI0:O1INV[0, 3, 11]
IOI0:O2INV[0, 3, 13]
IOI0:T1INV[0, 3, 15]
IOI0:T2INV[0, 3, 17]
IOI1:O1INV[0, 3, 31]
IOI1:O2INV[0, 3, 33]
IOI1:T1INV[0, 3, 35]
IOI1:T2INV[0, 3, 37]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF2_LATCH[0, 3, 14]
IOI1:OFF2_LATCH[0, 3, 34]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF2_SRVAL[0, 3, 18]
IOI1:OFF2_SRVAL[0, 3, 38]
Inverted~[0]
+
+
+

IOI.CLK_T — Virtex 2

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0----
1----
2----
3----
4----
5----
6----
7----
8----
9----
10----
11----
12----
13----
14----
15----
16----
17----
18----
19----
20----
21----
22----
23----
24----
25----
26----
27----
28----
29----
30----
31----
32----
33----
34----
35----
36----
37----
38----
39----
40~IOI2:IFF1_SRVALIOI2:IFF_SR_EN-~IOI2:ICLK2INV
41IOI2:TFF1_LATCHIOI2:IFF_REV_EN-~IOI2:OFF1_SRVAL
42~IOI2:TFF1_SRVALIOI2:TFF_REV_ENIOI2:OFF_REV_EN~IOI2:REVINV
43IOI2:TSBYPASS_MUXIOI2:TFF_SR_ENIOI2:OFF_SR_ENIOI2:OMUX[2]
44IOI2:I_DELAY_EN--~IOI2:TCEINV
45IOI2:TMUX[0]--IOI2:OMUX[0]
46IOI2:I_TSBYPASS_EN--~IOI2:ICEINV
47IOI2:TMUX[2]--IOI2:OFF1_LATCH
48IOI2:OFF_SYNC--~IOI2:ICLK1INV
49IOI2:IFF_TSBYPASS_EN~IOI2:IFF1_INIT-~IOI2:OTCLK2INV
50IOI2:TFF_SYNC--IOI2:OMUX[1]
51IOI2:IFF_DELAY_EN--IOI2:O1INV
52IOI2:IFF_SYNC--IOI2:OMUX[3]
53IOI2:TMUX[3]~IOI2:IFF2_INIT-IOI2:O2INV
54IOI2:IFF_LATCH--IOI2:OFF2_LATCH
55IOI2:TMUX[1]~IOI2:TFF_INIT~IOI2:OFF_INITIOI2:T1INV
56IOI2:TFF2_LATCH---
57~IOI2:TFF2_SRVAL--IOI2:T2INV
58~IOI2:IFF2_SRVAL--~IOI2:OFF2_SRVAL
59~IOI3:IFF1_SRVALIOI3:IFF_SR_EN-~IOI2:OTCLK1INV
60~IOI3:TFF1_SRVALIOI3:IFF_REV_EN-~IOI3:ICLK2INV
61IOI3:TMUX[0]IOI3:TFF_REV_ENIOI3:OFF_REV_EN~IOI3:OFF1_SRVAL
62IOI3:TFF1_LATCHIOI3:TFF_SR_ENIOI3:OFF_SR_EN~IOI3:REVINV
63IOI3:TSBYPASS_MUX--IOI3:OMUX[2]
64IOI3:I_DELAY_EN--~IOI3:TCEINV
65IOI3:TMUX[2]--IOI3:OMUX[0]
66IOI3:I_TSBYPASS_EN--~IOI3:ICEINV
67IOI3:OFF_SYNC--IOI3:OFF1_LATCH
68IOI3:TFF_SYNC--~IOI3:ICLK1INV
69IOI3:IFF_TSBYPASS_EN~IOI3:IFF1_INIT-~IOI3:OTCLK2INV
70IOI3:IFF_SYNC--IOI3:OMUX[1]
71IOI3:IFF_DELAY_EN--IOI3:O1INV
72IOI3:TMUX[3]--IOI3:OMUX[3]
73IOI3:IFF_LATCH~IOI3:IFF2_INIT-IOI3:O2INV
74IOI3:TMUX[1]--IOI3:OFF2_LATCH
75IOI3:TFF2_LATCH~IOI3:TFF_INIT~IOI3:OFF_INITIOI3:T1INV
76~IOI3:TFF2_SRVAL---
77~IOI3:IFF2_SRVAL--IOI3:T2INV
78---~IOI3:OFF2_SRVAL
79---~IOI3:OTCLK1INV
+
+
+ + + + +
IOI2:IFF1_SRVAL[0, 0, 40]
IOI3:IFF1_SRVAL[0, 0, 59]
Inverted~[0]
+
+
+ + + + +
IOI2:TFF1_LATCH[0, 0, 41]
IOI3:TFF1_LATCH[0, 0, 62]
Non-inverted[0]
+
+
+ + + + +
IOI2:TFF1_SRVAL[0, 0, 42]
IOI3:TFF1_SRVAL[0, 0, 60]
Inverted~[0]
+
+
+ + + + + +
IOI2:TSBYPASS_MUX[0, 0, 43]
IOI3:TSBYPASS_MUX[0, 0, 63]
TMUX0
GND1
+
+
+ + + + +
IOI2:I_DELAY_EN[0, 0, 44]
IOI3:I_DELAY_EN[0, 0, 64]
Non-inverted[0]
+
+
+ + + + + + + + + +
IOI2:TMUX[0, 0, 53][0, 0, 47][0, 0, 55][0, 0, 45]
IOI3:TMUX[0, 0, 72][0, 0, 65][0, 0, 74][0, 0, 61]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+ + + + +
IOI2:I_TSBYPASS_EN[0, 0, 46]
IOI3:I_TSBYPASS_EN[0, 0, 66]
Non-inverted[0]
+
+
+ + + + +
IOI2:OFF_SYNC[0, 0, 48]
IOI3:OFF_SYNC[0, 0, 67]
Non-inverted[0]
+
+
+ + + + +
IOI2:IFF_TSBYPASS_EN[0, 0, 49]
IOI3:IFF_TSBYPASS_EN[0, 0, 69]
Non-inverted[0]
+
+
+ + + + +
IOI2:TFF_SYNC[0, 0, 50]
IOI3:TFF_SYNC[0, 0, 68]
Non-inverted[0]
+
+
+ + + + +
IOI2:IFF_DELAY_EN[0, 0, 51]
IOI3:IFF_DELAY_EN[0, 0, 71]
Non-inverted[0]
+
+
+ + + + +
IOI2:IFF_SYNC[0, 0, 52]
IOI3:IFF_SYNC[0, 0, 70]
Non-inverted[0]
+
+
+ + + + +
IOI2:IFF_LATCH[0, 0, 54]
IOI3:IFF_LATCH[0, 0, 73]
Non-inverted[0]
+
+
+ + + + +
IOI2:TFF2_LATCH[0, 0, 56]
IOI3:TFF2_LATCH[0, 0, 75]
Non-inverted[0]
+
+
+ + + + +
IOI2:TFF2_SRVAL[0, 0, 57]
IOI3:TFF2_SRVAL[0, 0, 76]
Inverted~[0]
+
+
+ + + + +
IOI2:IFF2_SRVAL[0, 0, 58]
IOI3:IFF2_SRVAL[0, 0, 77]
Inverted~[0]
+
+
+ + + + +
IOI2:IFF_SR_EN[0, 1, 40]
IOI3:IFF_SR_EN[0, 1, 59]
Non-inverted[0]
+
+
+ + + + +
IOI2:IFF_REV_EN[0, 1, 41]
IOI3:IFF_REV_EN[0, 1, 60]
Non-inverted[0]
+
+
+ + + + +
IOI2:TFF_REV_EN[0, 1, 42]
IOI3:TFF_REV_EN[0, 1, 61]
Non-inverted[0]
+
+
+ + + + +
IOI2:TFF_SR_EN[0, 1, 43]
IOI3:TFF_SR_EN[0, 1, 62]
Non-inverted[0]
+
+
+ + + + +
IOI2:IFF1_INIT[0, 1, 49]
IOI3:IFF1_INIT[0, 1, 69]
Inverted~[0]
+
+
+ + + + +
IOI2:IFF2_INIT[0, 1, 53]
IOI3:IFF2_INIT[0, 1, 73]
Inverted~[0]
+
+
+ + + + +
IOI2:TFF_INIT[0, 1, 55]
IOI3:TFF_INIT[0, 1, 75]
Inverted~[0]
+
+
+ + + + +
IOI2:OFF_REV_EN[0, 2, 42]
IOI3:OFF_REV_EN[0, 2, 61]
Non-inverted[0]
+
+
+ + + + +
IOI2:OFF_SR_EN[0, 2, 43]
IOI3:OFF_SR_EN[0, 2, 62]
Non-inverted[0]
+
+
+ + + + +
IOI2:OFF_INIT[0, 2, 55]
IOI3:OFF_INIT[0, 2, 75]
Inverted~[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + +
IOI2:ICEINV[0, 3, 46]
IOI2:ICLK1INV[0, 3, 48]
IOI2:ICLK2INV[0, 3, 40]
IOI2:OTCLK1INV[0, 3, 59]
IOI2:OTCLK2INV[0, 3, 49]
IOI2:REVINV[0, 3, 42]
IOI2:TCEINV[0, 3, 44]
IOI3:ICEINV[0, 3, 66]
IOI3:ICLK1INV[0, 3, 68]
IOI3:ICLK2INV[0, 3, 60]
IOI3:OTCLK1INV[0, 3, 79]
IOI3:OTCLK2INV[0, 3, 69]
IOI3:REVINV[0, 3, 62]
IOI3:TCEINV[0, 3, 64]
Inverted~[0]
+
+
+ + + + +
IOI2:OFF1_SRVAL[0, 3, 41]
IOI3:OFF1_SRVAL[0, 3, 61]
Inverted~[0]
+
+
+ + + + + + + + + +
IOI2:OMUX[0, 3, 52][0, 3, 43][0, 3, 50][0, 3, 45]
IOI3:OMUX[0, 3, 72][0, 3, 63][0, 3, 70][0, 3, 65]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+ + + + +
IOI2:OFF1_LATCH[0, 3, 47]
IOI3:OFF1_LATCH[0, 3, 67]
Non-inverted[0]
+
+
+
+
+
+
+
+
+ + + + + + + + + + +
IOI2:O1INV[0, 3, 51]
IOI2:O2INV[0, 3, 53]
IOI2:T1INV[0, 3, 55]
IOI2:T2INV[0, 3, 57]
IOI3:O1INV[0, 3, 71]
IOI3:O2INV[0, 3, 73]
IOI3:T1INV[0, 3, 75]
IOI3:T2INV[0, 3, 77]
Non-inverted[0]
+
+
+ + + + +
IOI2:OFF2_LATCH[0, 3, 54]
IOI3:OFF2_LATCH[0, 3, 74]
Non-inverted[0]
+
+
+ + + + +
IOI2:OFF2_SRVAL[0, 3, 58]
IOI3:OFF2_SRVAL[0, 3, 78]
Inverted~[0]
+
+
+

IOI.S3

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0----
1---IOI0:IFF_DELAY_EN
2----
3~IOI0:TFF1_SRVAL~IOI0:OFF1_SRVAL~IOI0:IFF1_SRVALIOI0:IFF_TSBYPASS_EN
4---IOI0:TSBYPASS_MUX
5~IOI0:TFF2_SRVAL~IOI0:OFF2_SRVAL--
6----
7--~IOI0:IFF1_INITIOI0:I_TSBYPASS_EN
8~IOI0:TFF_INIT~IOI0:OFF_INITIOI0:IFF_SYNC-
9IOI0:TFF_REV_ENIOI0:OFF_REV_ENIOI0:IFF_REV_EN-
10IOI0:TFF_SR_ENIOI0:OFF_SR_ENIOI0:IFF_SR_ENIOI0:I_DELAY_EN
11IOI0:T2INVIOI0:O2INVIOI0:IFF_LATCH~IOI0:REVINV
12IOI0:T1INVIOI0:O1INV~IOI0:IFF2_INIT~IOI0:ICLK2INV
13IOI0:TFF_SYNCIOI0:OFF_SYNC-~IOI0:ICLK1INV
14IOI0:TMUX[1]IOI0:OMUX[1]-~IOI0:ICEINV
15IOI0:TMUX[3]IOI0:OMUX[3]-~IOI0:OTCLK2INV
16IOI0:TMUX[0]IOI0:OMUX[0]~IOI0:IFF2_SRVAL~IOI0:OTCLK1INV
17IOI0:TFF1_LATCHIOI0:OFF1_LATCH-~IOI0:TCEINV
18IOI0:TFF2_LATCHIOI0:OFF2_LATCH--
19IOI0:TMUX[2]IOI0:OMUX[2]--
20IOI1:TMUX[2]IOI1:OMUX[2]--
21IOI1:TFF2_LATCHIOI1:OFF2_LATCH--
22IOI1:TFF1_LATCHIOI1:OFF1_LATCH-~IOI1:TCEINV
23IOI1:TMUX[0]IOI1:OMUX[0]~IOI1:IFF2_SRVAL~IOI1:OTCLK1INV
24IOI1:TMUX[3]IOI1:OMUX[3]-~IOI1:OTCLK2INV
25IOI1:TMUX[1]IOI1:OMUX[1]-~IOI1:ICEINV
26IOI1:TFF_SYNCIOI1:OFF_SYNC-~IOI1:ICLK1INV
27IOI1:T1INVIOI1:O1INV~IOI1:IFF2_INIT~IOI1:ICLK2INV
28IOI1:T2INVIOI1:O2INVIOI1:IFF_LATCH~IOI1:REVINV
29IOI1:TFF_SR_ENIOI1:OFF_SR_ENIOI1:IFF_SR_ENIOI1:I_DELAY_EN
30IOI1:TFF_REV_ENIOI1:OFF_REV_ENIOI1:IFF_REV_EN-
31~IOI1:TFF_INIT~IOI1:OFF_INITIOI1:IFF_SYNC-
32--~IOI1:IFF1_INITIOI1:I_TSBYPASS_EN
33----
34~IOI1:TFF2_SRVAL~IOI1:OFF2_SRVAL--
35---IOI1:TSBYPASS_MUX
36~IOI1:TFF1_SRVAL~IOI1:OFF1_SRVAL~IOI1:IFF1_SRVALIOI1:IFF_TSBYPASS_EN
37----
38---IOI1:IFF_DELAY_EN
39----
40----
41---IOI2:IFF_DELAY_EN
42----
43~IOI2:TFF1_SRVAL~IOI2:OFF1_SRVAL~IOI2:IFF1_SRVALIOI2:IFF_TSBYPASS_EN
44---IOI2:TSBYPASS_MUX
45~IOI2:TFF2_SRVAL~IOI2:OFF2_SRVAL--
46----
47--~IOI2:IFF1_INITIOI2:I_TSBYPASS_EN
48~IOI2:TFF_INIT~IOI2:OFF_INITIOI2:IFF_SYNC-
49IOI2:TFF_REV_ENIOI2:OFF_REV_ENIOI2:IFF_REV_EN-
50IOI2:TFF_SR_ENIOI2:OFF_SR_ENIOI2:IFF_SR_ENIOI2:I_DELAY_EN
51IOI2:T2INVIOI2:O2INVIOI2:IFF_LATCH~IOI2:REVINV
52IOI2:T1INVIOI2:O1INV~IOI2:IFF2_INIT~IOI2:ICLK2INV
53IOI2:TFF_SYNCIOI2:OFF_SYNC-~IOI2:ICLK1INV
54IOI2:TMUX[1]IOI2:OMUX[1]-~IOI2:ICEINV
55IOI2:TMUX[3]IOI2:OMUX[3]-~IOI2:OTCLK2INV
56IOI2:TMUX[0]IOI2:OMUX[0]~IOI2:IFF2_SRVAL~IOI2:OTCLK1INV
57IOI2:TFF1_LATCHIOI2:OFF1_LATCH-~IOI2:TCEINV
58IOI2:TFF2_LATCHIOI2:OFF2_LATCH--
59IOI2:TMUX[2]IOI2:OMUX[2]--
+
+
+
+ + + + + +
IOI0:TFF1_SRVAL[0, 0, 3]
IOI1:TFF1_SRVAL[0, 0, 36]
IOI2:TFF1_SRVAL[0, 0, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF2_SRVAL[0, 0, 5]
IOI1:TFF2_SRVAL[0, 0, 34]
IOI2:TFF2_SRVAL[0, 0, 45]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF_INIT[0, 0, 8]
IOI1:TFF_INIT[0, 0, 31]
IOI2:TFF_INIT[0, 0, 48]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF_REV_EN[0, 0, 9]
IOI1:TFF_REV_EN[0, 0, 30]
IOI2:TFF_REV_EN[0, 0, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF_SR_EN[0, 0, 10]
IOI1:TFF_SR_EN[0, 0, 29]
IOI2:TFF_SR_EN[0, 0, 50]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + +
IOI0:O1INV[0, 1, 12]
IOI0:O2INV[0, 1, 11]
IOI0:T1INV[0, 0, 12]
IOI0:T2INV[0, 0, 11]
IOI1:O1INV[0, 1, 27]
IOI1:O2INV[0, 1, 28]
IOI1:T1INV[0, 0, 27]
IOI1:T2INV[0, 0, 28]
IOI2:O1INV[0, 1, 52]
IOI2:O2INV[0, 1, 51]
IOI2:T1INV[0, 0, 52]
IOI2:T2INV[0, 0, 51]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF_SYNC[0, 0, 13]
IOI1:TFF_SYNC[0, 0, 26]
IOI2:TFF_SYNC[0, 0, 53]
Non-inverted[0]
+
+
+
+ + + + + + + + + + +
IOI0:TMUX[0, 0, 15][0, 0, 19][0, 0, 14][0, 0, 16]
IOI1:TMUX[0, 0, 24][0, 0, 20][0, 0, 25][0, 0, 23]
IOI2:TMUX[0, 0, 55][0, 0, 59][0, 0, 54][0, 0, 56]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+
+ + + + + +
IOI0:TFF1_LATCH[0, 0, 17]
IOI1:TFF1_LATCH[0, 0, 22]
IOI2:TFF1_LATCH[0, 0, 57]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF2_LATCH[0, 0, 18]
IOI1:TFF2_LATCH[0, 0, 21]
IOI2:TFF2_LATCH[0, 0, 58]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF1_SRVAL[0, 1, 3]
IOI1:OFF1_SRVAL[0, 1, 36]
IOI2:OFF1_SRVAL[0, 1, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF2_SRVAL[0, 1, 5]
IOI1:OFF2_SRVAL[0, 1, 34]
IOI2:OFF2_SRVAL[0, 1, 45]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF_INIT[0, 1, 8]
IOI1:OFF_INIT[0, 1, 31]
IOI2:OFF_INIT[0, 1, 48]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF_REV_EN[0, 1, 9]
IOI1:OFF_REV_EN[0, 1, 30]
IOI2:OFF_REV_EN[0, 1, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF_SR_EN[0, 1, 10]
IOI1:OFF_SR_EN[0, 1, 29]
IOI2:OFF_SR_EN[0, 1, 50]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF_SYNC[0, 1, 13]
IOI1:OFF_SYNC[0, 1, 26]
IOI2:OFF_SYNC[0, 1, 53]
Non-inverted[0]
+
+
+
+ + + + + + + + + + +
IOI0:OMUX[0, 1, 15][0, 1, 19][0, 1, 14][0, 1, 16]
IOI1:OMUX[0, 1, 24][0, 1, 20][0, 1, 25][0, 1, 23]
IOI2:OMUX[0, 1, 55][0, 1, 59][0, 1, 54][0, 1, 56]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+
+ + + + + +
IOI0:OFF1_LATCH[0, 1, 17]
IOI1:OFF1_LATCH[0, 1, 22]
IOI2:OFF1_LATCH[0, 1, 57]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF2_LATCH[0, 1, 18]
IOI1:OFF2_LATCH[0, 1, 21]
IOI2:OFF2_LATCH[0, 1, 58]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF1_SRVAL[0, 2, 3]
IOI1:IFF1_SRVAL[0, 2, 36]
IOI2:IFF1_SRVAL[0, 2, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF1_INIT[0, 2, 7]
IOI1:IFF1_INIT[0, 2, 32]
IOI2:IFF1_INIT[0, 2, 47]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF_SYNC[0, 2, 8]
IOI1:IFF_SYNC[0, 2, 31]
IOI2:IFF_SYNC[0, 2, 48]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_REV_EN[0, 2, 9]
IOI1:IFF_REV_EN[0, 2, 30]
IOI2:IFF_REV_EN[0, 2, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_SR_EN[0, 2, 10]
IOI1:IFF_SR_EN[0, 2, 29]
IOI2:IFF_SR_EN[0, 2, 50]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_LATCH[0, 2, 11]
IOI1:IFF_LATCH[0, 2, 28]
IOI2:IFF_LATCH[0, 2, 51]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF2_INIT[0, 2, 12]
IOI1:IFF2_INIT[0, 2, 27]
IOI2:IFF2_INIT[0, 2, 52]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF2_SRVAL[0, 2, 16]
IOI1:IFF2_SRVAL[0, 2, 23]
IOI2:IFF2_SRVAL[0, 2, 56]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF_DELAY_EN[0, 3, 1]
IOI1:IFF_DELAY_EN[0, 3, 38]
IOI2:IFF_DELAY_EN[0, 3, 41]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_TSBYPASS_EN[0, 3, 3]
IOI1:IFF_TSBYPASS_EN[0, 3, 36]
IOI2:IFF_TSBYPASS_EN[0, 3, 43]
Non-inverted[0]
+
+
+
+ + + + + + +
IOI0:TSBYPASS_MUX[0, 3, 4]
IOI1:TSBYPASS_MUX[0, 3, 35]
IOI2:TSBYPASS_MUX[0, 3, 44]
TMUX0
GND1
+
+
+
+ + + + + +
IOI0:I_TSBYPASS_EN[0, 3, 7]
IOI1:I_TSBYPASS_EN[0, 3, 32]
IOI2:I_TSBYPASS_EN[0, 3, 47]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:I_DELAY_EN[0, 3, 10]
IOI1:I_DELAY_EN[0, 3, 29]
IOI2:I_DELAY_EN[0, 3, 50]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + + + + + + + + +
IOI0:ICEINV[0, 3, 14]
IOI0:ICLK1INV[0, 3, 13]
IOI0:ICLK2INV[0, 3, 12]
IOI0:OTCLK1INV[0, 3, 16]
IOI0:OTCLK2INV[0, 3, 15]
IOI0:REVINV[0, 3, 11]
IOI0:TCEINV[0, 3, 17]
IOI1:ICEINV[0, 3, 25]
IOI1:ICLK1INV[0, 3, 26]
IOI1:ICLK2INV[0, 3, 27]
IOI1:OTCLK1INV[0, 3, 23]
IOI1:OTCLK2INV[0, 3, 24]
IOI1:REVINV[0, 3, 28]
IOI1:TCEINV[0, 3, 22]
IOI2:ICEINV[0, 3, 54]
IOI2:ICLK1INV[0, 3, 53]
IOI2:ICLK2INV[0, 3, 52]
IOI2:OTCLK1INV[0, 3, 56]
IOI2:OTCLK2INV[0, 3, 55]
IOI2:REVINV[0, 3, 51]
IOI2:TCEINV[0, 3, 57]
Inverted~[0]
+
+
+

IOI.S3E

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0-IOI0:PCICE_MUX[0]IOI0:PCICE_MUX[1]-
1---IOI0:IFF_DELAY_EN
2IOI1:O2_DDRMUX--IOI1:IDDRIN_MUX[1]
3~IOI0:TFF1_SRVAL~IOI0:OFF1_SRVAL~IOI0:IFF1_SRVALIOI0:IFF_TSBYPASS_EN
4-IOI1:O1_DDRMUX-IOI0:TSBYPASS_MUX
5~IOI0:TFF2_SRVAL~IOI0:OFF2_SRVAL--
6----
7--~IOI0:IFF1_INITIOI0:I_TSBYPASS_EN
8~IOI0:TFF_INIT~IOI0:OFF_INITIOI0:IFF_SYNCIOI0:IDDRIN_MUX[0]
9IOI0:TFF_REV_ENIOI0:OFF_REV_ENIOI0:IFF_REV_EN-
10IOI0:TFF_SR_ENIOI0:OFF_SR_ENIOI0:IFF_SR_ENIOI0:I_DELAY_EN
11IOI0:T2INVIOI0:O2INVIOI0:IFF_LATCH~IOI0:REVINV
12IOI0:T1INVIOI0:O1INV~IOI0:IFF2_INIT~IOI0:ICLK2INV
13IOI0:TFF_SYNCIOI0:OFF_SYNC-~IOI0:ICLK1INV
14IOI0:TMUX[1]IOI0:OMUX[1]-~IOI0:ICEINV
15IOI0:TMUX[3]IOI0:OMUX[3]-~IOI0:OTCLK2INV
16IOI0:TMUX[0]IOI0:OMUX[0]~IOI0:IFF2_SRVAL~IOI0:OTCLK1INV
17IOI0:TFF1_LATCHIOI0:OFF1_LATCH-~IOI0:TCEINV
18IOI0:TFF2_LATCHIOI0:OFF2_LATCH-IOI1:IDDRIN_MUX[2]
19IOI0:TMUX[2]IOI0:OMUX[2]--
20IOI1:TMUX[2]IOI1:OMUX[2]--
21IOI1:TFF2_LATCHIOI1:OFF2_LATCH-IOI0:IDDRIN_MUX[2]
22IOI1:TFF1_LATCHIOI1:OFF1_LATCH-~IOI1:TCEINV
23IOI1:TMUX[0]IOI1:OMUX[0]~IOI1:IFF2_SRVAL~IOI1:OTCLK1INV
24IOI1:TMUX[3]IOI1:OMUX[3]-~IOI1:OTCLK2INV
25IOI1:TMUX[1]IOI1:OMUX[1]-~IOI1:ICEINV
26IOI1:TFF_SYNCIOI1:OFF_SYNC-~IOI1:ICLK1INV
27IOI1:T1INVIOI1:O1INV~IOI1:IFF2_INIT~IOI1:ICLK2INV
28IOI1:T2INVIOI1:O2INVIOI1:IFF_LATCH~IOI1:REVINV
29IOI1:TFF_SR_ENIOI1:OFF_SR_ENIOI1:IFF_SR_ENIOI1:I_DELAY_EN
30IOI1:TFF_REV_ENIOI1:OFF_REV_ENIOI1:IFF_REV_ENIOI1:IDDRIN_MUX[0]
31~IOI1:TFF_INIT~IOI1:OFF_INITIOI1:IFF_SYNC-
32--~IOI1:IFF1_INITIOI1:I_TSBYPASS_EN
33----
34~IOI1:TFF2_SRVAL~IOI1:OFF2_SRVAL--
35-IOI0:O1_DDRMUX-IOI1:TSBYPASS_MUX
36~IOI1:TFF1_SRVAL~IOI1:OFF1_SRVAL~IOI1:IFF1_SRVALIOI1:IFF_TSBYPASS_EN
37IOI0:O2_DDRMUX--IOI0:IDDRIN_MUX[1]
38---IOI1:IFF_DELAY_EN
39-IOI1:PCICE_MUX[0]IOI1:PCICE_MUX[1]-
40-IOI2:PCICE_MUX[0]IOI2:PCICE_MUX[1]-
41---IOI2:IFF_DELAY_EN
42---IOI2:IDDRIN_MUX[1]
43~IOI2:TFF1_SRVAL~IOI2:OFF1_SRVAL~IOI2:IFF1_SRVALIOI2:IFF_TSBYPASS_EN
44---IOI2:TSBYPASS_MUX
45~IOI2:TFF2_SRVAL~IOI2:OFF2_SRVAL--
46----
47--~IOI2:IFF1_INITIOI2:I_TSBYPASS_EN
48~IOI2:TFF_INIT~IOI2:OFF_INITIOI2:IFF_SYNCIOI2:IDDRIN_MUX[0]
49IOI2:TFF_REV_ENIOI2:OFF_REV_ENIOI2:IFF_REV_EN-
50IOI2:TFF_SR_ENIOI2:OFF_SR_ENIOI2:IFF_SR_ENIOI2:I_DELAY_EN
51IOI2:T2INVIOI2:O2INVIOI2:IFF_LATCH~IOI2:REVINV
52IOI2:T1INVIOI2:O1INV~IOI2:IFF2_INIT~IOI2:ICLK2INV
53IOI2:TFF_SYNCIOI2:OFF_SYNC-~IOI2:ICLK1INV
54IOI2:TMUX[1]IOI2:OMUX[1]-~IOI2:ICEINV
55IOI2:TMUX[3]IOI2:OMUX[3]-~IOI2:OTCLK2INV
56IOI2:TMUX[0]IOI2:OMUX[0]~IOI2:IFF2_SRVAL~IOI2:OTCLK1INV
57IOI2:TFF1_LATCHIOI2:OFF1_LATCH-~IOI2:TCEINV
58IOI2:TFF2_LATCHIOI2:OFF2_LATCH-IOI2:IDDRIN_MUX[2]
59IOI2:TMUX[2]IOI2:OMUX[2]--
+
+
+ + + + + +
IOI0:O2_DDRMUX[0, 0, 37]
IOI1:O2_DDRMUX[0, 0, 2]
O20
ODDRIN21
+
+
+
+ + + + + +
IOI0:TFF1_SRVAL[0, 0, 3]
IOI1:TFF1_SRVAL[0, 0, 36]
IOI2:TFF1_SRVAL[0, 0, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF2_SRVAL[0, 0, 5]
IOI1:TFF2_SRVAL[0, 0, 34]
IOI2:TFF2_SRVAL[0, 0, 45]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF_INIT[0, 0, 8]
IOI1:TFF_INIT[0, 0, 31]
IOI2:TFF_INIT[0, 0, 48]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF_REV_EN[0, 0, 9]
IOI1:TFF_REV_EN[0, 0, 30]
IOI2:TFF_REV_EN[0, 0, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF_SR_EN[0, 0, 10]
IOI1:TFF_SR_EN[0, 0, 29]
IOI2:TFF_SR_EN[0, 0, 50]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + +
IOI0:O1INV[0, 1, 12]
IOI0:O2INV[0, 1, 11]
IOI0:T1INV[0, 0, 12]
IOI0:T2INV[0, 0, 11]
IOI1:O1INV[0, 1, 27]
IOI1:O2INV[0, 1, 28]
IOI1:T1INV[0, 0, 27]
IOI1:T2INV[0, 0, 28]
IOI2:O1INV[0, 1, 52]
IOI2:O2INV[0, 1, 51]
IOI2:T1INV[0, 0, 52]
IOI2:T2INV[0, 0, 51]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF_SYNC[0, 0, 13]
IOI1:TFF_SYNC[0, 0, 26]
IOI2:TFF_SYNC[0, 0, 53]
Non-inverted[0]
+
+
+
+ + + + + + + + + + +
IOI0:TMUX[0, 0, 15][0, 0, 19][0, 0, 14][0, 0, 16]
IOI1:TMUX[0, 0, 24][0, 0, 20][0, 0, 25][0, 0, 23]
IOI2:TMUX[0, 0, 55][0, 0, 59][0, 0, 54][0, 0, 56]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+
+ + + + + +
IOI0:TFF1_LATCH[0, 0, 17]
IOI1:TFF1_LATCH[0, 0, 22]
IOI2:TFF1_LATCH[0, 0, 57]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF2_LATCH[0, 0, 18]
IOI1:TFF2_LATCH[0, 0, 21]
IOI2:TFF2_LATCH[0, 0, 58]
Non-inverted[0]
+
+
+
+ + + + + + + +
IOI0:PCICE_MUX[0, 2, 0][0, 1, 0]
IOI1:PCICE_MUX[0, 2, 39][0, 1, 39]
IOI2:PCICE_MUX[0, 2, 40][0, 1, 40]
NONE00
OCE01
PCICE10
+
+
+
+ + + + + +
IOI0:OFF1_SRVAL[0, 1, 3]
IOI1:OFF1_SRVAL[0, 1, 36]
IOI2:OFF1_SRVAL[0, 1, 43]
Inverted~[0]
+
+
+ + + + + +
IOI0:O1_DDRMUX[0, 1, 35]
IOI1:O1_DDRMUX[0, 1, 4]
O10
ODDRIN11
+
+
+
+ + + + + +
IOI0:OFF2_SRVAL[0, 1, 5]
IOI1:OFF2_SRVAL[0, 1, 34]
IOI2:OFF2_SRVAL[0, 1, 45]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF_INIT[0, 1, 8]
IOI1:OFF_INIT[0, 1, 31]
IOI2:OFF_INIT[0, 1, 48]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF_REV_EN[0, 1, 9]
IOI1:OFF_REV_EN[0, 1, 30]
IOI2:OFF_REV_EN[0, 1, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF_SR_EN[0, 1, 10]
IOI1:OFF_SR_EN[0, 1, 29]
IOI2:OFF_SR_EN[0, 1, 50]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF_SYNC[0, 1, 13]
IOI1:OFF_SYNC[0, 1, 26]
IOI2:OFF_SYNC[0, 1, 53]
Non-inverted[0]
+
+
+
+ + + + + + + + + + +
IOI0:OMUX[0, 1, 15][0, 1, 19][0, 1, 14][0, 1, 16]
IOI1:OMUX[0, 1, 24][0, 1, 20][0, 1, 25][0, 1, 23]
IOI2:OMUX[0, 1, 55][0, 1, 59][0, 1, 54][0, 1, 56]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+
+ + + + + +
IOI0:OFF1_LATCH[0, 1, 17]
IOI1:OFF1_LATCH[0, 1, 22]
IOI2:OFF1_LATCH[0, 1, 57]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF2_LATCH[0, 1, 18]
IOI1:OFF2_LATCH[0, 1, 21]
IOI2:OFF2_LATCH[0, 1, 58]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF1_SRVAL[0, 2, 3]
IOI1:IFF1_SRVAL[0, 2, 36]
IOI2:IFF1_SRVAL[0, 2, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF1_INIT[0, 2, 7]
IOI1:IFF1_INIT[0, 2, 32]
IOI2:IFF1_INIT[0, 2, 47]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF_SYNC[0, 2, 8]
IOI1:IFF_SYNC[0, 2, 31]
IOI2:IFF_SYNC[0, 2, 48]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_REV_EN[0, 2, 9]
IOI1:IFF_REV_EN[0, 2, 30]
IOI2:IFF_REV_EN[0, 2, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_SR_EN[0, 2, 10]
IOI1:IFF_SR_EN[0, 2, 29]
IOI2:IFF_SR_EN[0, 2, 50]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_LATCH[0, 2, 11]
IOI1:IFF_LATCH[0, 2, 28]
IOI2:IFF_LATCH[0, 2, 51]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF2_INIT[0, 2, 12]
IOI1:IFF2_INIT[0, 2, 27]
IOI2:IFF2_INIT[0, 2, 52]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF2_SRVAL[0, 2, 16]
IOI1:IFF2_SRVAL[0, 2, 23]
IOI2:IFF2_SRVAL[0, 2, 56]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF_DELAY_EN[0, 3, 1]
IOI1:IFF_DELAY_EN[0, 3, 38]
IOI2:IFF_DELAY_EN[0, 3, 41]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_TSBYPASS_EN[0, 3, 3]
IOI1:IFF_TSBYPASS_EN[0, 3, 36]
IOI2:IFF_TSBYPASS_EN[0, 3, 43]
Non-inverted[0]
+
+
+
+ + + + + + +
IOI0:TSBYPASS_MUX[0, 3, 4]
IOI1:TSBYPASS_MUX[0, 3, 35]
IOI2:TSBYPASS_MUX[0, 3, 44]
TMUX0
GND1
+
+
+
+ + + + + +
IOI0:I_TSBYPASS_EN[0, 3, 7]
IOI1:I_TSBYPASS_EN[0, 3, 32]
IOI2:I_TSBYPASS_EN[0, 3, 47]
Non-inverted[0]
+
+
+
+ + + + + + + + +
IOI0:IDDRIN_MUX[0, 3, 21][0, 3, 37][0, 3, 8]
IOI1:IDDRIN_MUX[0, 3, 18][0, 3, 2][0, 3, 30]
IOI2:IDDRIN_MUX[0, 3, 58][0, 3, 42][0, 3, 48]
NONE000
IFFDMUX001
IDDRIN1010
IDDRIN2100
+
+
+
+ + + + + +
IOI0:I_DELAY_EN[0, 3, 10]
IOI1:I_DELAY_EN[0, 3, 29]
IOI2:I_DELAY_EN[0, 3, 50]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + + + + + + + + +
IOI0:ICEINV[0, 3, 14]
IOI0:ICLK1INV[0, 3, 13]
IOI0:ICLK2INV[0, 3, 12]
IOI0:OTCLK1INV[0, 3, 16]
IOI0:OTCLK2INV[0, 3, 15]
IOI0:REVINV[0, 3, 11]
IOI0:TCEINV[0, 3, 17]
IOI1:ICEINV[0, 3, 25]
IOI1:ICLK1INV[0, 3, 26]
IOI1:ICLK2INV[0, 3, 27]
IOI1:OTCLK1INV[0, 3, 23]
IOI1:OTCLK2INV[0, 3, 24]
IOI1:REVINV[0, 3, 28]
IOI1:TCEINV[0, 3, 22]
IOI2:ICEINV[0, 3, 54]
IOI2:ICLK1INV[0, 3, 53]
IOI2:ICLK2INV[0, 3, 52]
IOI2:OTCLK1INV[0, 3, 56]
IOI2:OTCLK2INV[0, 3, 55]
IOI2:REVINV[0, 3, 51]
IOI2:TCEINV[0, 3, 57]
Inverted~[0]
+
+
+

IOI.S3A.L

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0-IOI0:PCICE_MUX[0]IOI0:PCICE_MUX[1]-
1---IOI0:IFF_DELAY_EN
2IOI1:O2_DDRMUX--IOI1:IDDRIN_MUX[1]
3~IOI0:TFF1_SRVAL~IOI0:OFF1_SRVAL~IOI0:IFF1_SRVALIOI0:IFF_TSBYPASS_EN
4-IOI1:O1_DDRMUX-IOI0:TSBYPASS_MUX
5~IOI0:TFF2_SRVAL~IOI0:OFF2_SRVAL--
6----
7--~IOI0:IFF1_INITIOI0:I_TSBYPASS_EN
8~IOI0:TFF_INIT~IOI0:OFF_INITIOI0:IFF_SYNCIOI0:IDDRIN_MUX[0]
9IOI0:TFF_REV_ENIOI0:OFF_REV_ENIOI0:IFF_REV_EN-
10IOI0:TFF_SR_ENIOI0:OFF_SR_ENIOI0:IFF_SR_ENIOI0:I_DELAY_EN
11IOI0:T2INVIOI0:O2INVIOI0:IFF_LATCH~IOI0:REVINV
12IOI0:T1INVIOI0:O1INV~IOI0:IFF2_INIT~IOI0:ICLK2INV
13IOI0:TFF_SYNCIOI0:OFF_SYNC-~IOI0:ICLK1INV
14IOI0:TMUX[1]IOI0:OMUX[1]-~IOI0:ICEINV
15IOI0:TMUX[3]IOI0:OMUX[3]-~IOI0:OTCLK2INV
16IOI0:TMUX[0]IOI0:OMUX[0]~IOI0:IFF2_SRVAL~IOI0:OTCLK1INV
17IOI0:TFF1_LATCHIOI0:OFF1_LATCH-~IOI0:TCEINV
18IOI0:TFF2_LATCHIOI0:OFF2_LATCH-IOI1:IDDRIN_MUX[2]
19IOI0:TMUX[2]IOI0:OMUX[2]--
20IOI1:TMUX[2]IOI1:OMUX[2]--
21IOI1:TFF2_LATCHIOI1:OFF2_LATCH-IOI0:IDDRIN_MUX[2]
22IOI1:TFF1_LATCHIOI1:OFF1_LATCH-~IOI1:TCEINV
23IOI1:TMUX[0]IOI1:OMUX[0]~IOI1:IFF2_SRVAL~IOI1:OTCLK1INV
24IOI1:TMUX[3]IOI1:OMUX[3]-~IOI1:OTCLK2INV
25IOI1:TMUX[1]IOI1:OMUX[1]-~IOI1:ICEINV
26IOI1:TFF_SYNCIOI1:OFF_SYNC-~IOI1:ICLK1INV
27IOI1:T1INVIOI1:O1INV~IOI1:IFF2_INIT~IOI1:ICLK2INV
28IOI1:T2INVIOI1:O2INVIOI1:IFF_LATCH~IOI1:REVINV
29IOI1:TFF_SR_ENIOI1:OFF_SR_ENIOI1:IFF_SR_ENIOI1:I_DELAY_EN
30IOI1:TFF_REV_ENIOI1:OFF_REV_ENIOI1:IFF_REV_ENIOI1:IDDRIN_MUX[0]
31~IOI1:TFF_INIT~IOI1:OFF_INITIOI1:IFF_SYNC-
32--~IOI1:IFF1_INITIOI1:I_TSBYPASS_EN
33----
34~IOI1:TFF2_SRVAL~IOI1:OFF2_SRVAL--
35-IOI0:O1_DDRMUX-IOI1:TSBYPASS_MUX
36~IOI1:TFF1_SRVAL~IOI1:OFF1_SRVAL~IOI1:IFF1_SRVALIOI1:IFF_TSBYPASS_EN
37IOI0:O2_DDRMUX--IOI0:IDDRIN_MUX[1]
38---IOI1:IFF_DELAY_EN
39-IOI1:PCICE_MUX[0]IOI1:PCICE_MUX[1]-
40----
41---~IOI0:DELAY_COMMON
42---~IOI1:DELAY_COMMON
43----
44----
45----
46----
47---~IOI1:IFF_DELAY[0]
48---IOI0:DELAY_VARIABLE
49---~IOI0:I_DELAY[1]
50---~IOI0:I_DELAY[2]
51---~IOI0:IFF_DELAY[0]
52---~IOI0:I_DELAY[0]
53---~IOI0:IFF_DELAY[1]
54---~IOI1:I_DELAY[0]
55---~IOI1:I_DELAY[1]
56---~IOI1:I_DELAY[2]
57---IOI1:DELAY_VARIABLE
58---~IOI1:IFF_DELAY[1]
+
+
+ + + + + +
IOI0:O2_DDRMUX[0, 0, 37]
IOI1:O2_DDRMUX[0, 0, 2]
O20
ODDRIN21
+
+
+ + + + +
IOI0:TFF1_SRVAL[0, 0, 3]
IOI1:TFF1_SRVAL[0, 0, 36]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF2_SRVAL[0, 0, 5]
IOI1:TFF2_SRVAL[0, 0, 34]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF_INIT[0, 0, 8]
IOI1:TFF_INIT[0, 0, 31]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF_REV_EN[0, 0, 9]
IOI1:TFF_REV_EN[0, 0, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF_SR_EN[0, 0, 10]
IOI1:TFF_SR_EN[0, 0, 29]
Non-inverted[0]
+
+
+
+
+
+
+
+
+ + + + + + + + + + +
IOI0:O1INV[0, 1, 12]
IOI0:O2INV[0, 1, 11]
IOI0:T1INV[0, 0, 12]
IOI0:T2INV[0, 0, 11]
IOI1:O1INV[0, 1, 27]
IOI1:O2INV[0, 1, 28]
IOI1:T1INV[0, 0, 27]
IOI1:T2INV[0, 0, 28]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF_SYNC[0, 0, 13]
IOI1:TFF_SYNC[0, 0, 26]
Non-inverted[0]
+
+
+ + + + + + + + + +
IOI0:TMUX[0, 0, 15][0, 0, 19][0, 0, 14][0, 0, 16]
IOI1:TMUX[0, 0, 24][0, 0, 20][0, 0, 25][0, 0, 23]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+ + + + +
IOI0:TFF1_LATCH[0, 0, 17]
IOI1:TFF1_LATCH[0, 0, 22]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF2_LATCH[0, 0, 18]
IOI1:TFF2_LATCH[0, 0, 21]
Non-inverted[0]
+
+
+ + + + + + +
IOI0:PCICE_MUX[0, 2, 0][0, 1, 0]
IOI1:PCICE_MUX[0, 2, 39][0, 1, 39]
NONE00
OCE01
PCICE10
+
+
+ + + + +
IOI0:OFF1_SRVAL[0, 1, 3]
IOI1:OFF1_SRVAL[0, 1, 36]
Inverted~[0]
+
+
+ + + + + +
IOI0:O1_DDRMUX[0, 1, 35]
IOI1:O1_DDRMUX[0, 1, 4]
O10
ODDRIN11
+
+
+ + + + +
IOI0:OFF2_SRVAL[0, 1, 5]
IOI1:OFF2_SRVAL[0, 1, 34]
Inverted~[0]
+
+
+ + + + +
IOI0:OFF_INIT[0, 1, 8]
IOI1:OFF_INIT[0, 1, 31]
Inverted~[0]
+
+
+ + + + +
IOI0:OFF_REV_EN[0, 1, 9]
IOI1:OFF_REV_EN[0, 1, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF_SR_EN[0, 1, 10]
IOI1:OFF_SR_EN[0, 1, 29]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF_SYNC[0, 1, 13]
IOI1:OFF_SYNC[0, 1, 26]
Non-inverted[0]
+
+
+ + + + + + + + + +
IOI0:OMUX[0, 1, 15][0, 1, 19][0, 1, 14][0, 1, 16]
IOI1:OMUX[0, 1, 24][0, 1, 20][0, 1, 25][0, 1, 23]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+ + + + +
IOI0:OFF1_LATCH[0, 1, 17]
IOI1:OFF1_LATCH[0, 1, 22]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF2_LATCH[0, 1, 18]
IOI1:OFF2_LATCH[0, 1, 21]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF1_SRVAL[0, 2, 3]
IOI1:IFF1_SRVAL[0, 2, 36]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF1_INIT[0, 2, 7]
IOI1:IFF1_INIT[0, 2, 32]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_SYNC[0, 2, 8]
IOI1:IFF_SYNC[0, 2, 31]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_REV_EN[0, 2, 9]
IOI1:IFF_REV_EN[0, 2, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_SR_EN[0, 2, 10]
IOI1:IFF_SR_EN[0, 2, 29]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_LATCH[0, 2, 11]
IOI1:IFF_LATCH[0, 2, 28]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF2_INIT[0, 2, 12]
IOI1:IFF2_INIT[0, 2, 27]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF2_SRVAL[0, 2, 16]
IOI1:IFF2_SRVAL[0, 2, 23]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_DELAY_EN[0, 3, 1]
IOI1:IFF_DELAY_EN[0, 3, 38]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_TSBYPASS_EN[0, 3, 3]
IOI1:IFF_TSBYPASS_EN[0, 3, 36]
Non-inverted[0]
+
+
+ + + + + +
IOI0:TSBYPASS_MUX[0, 3, 4]
IOI1:TSBYPASS_MUX[0, 3, 35]
TMUX0
GND1
+
+
+ + + + +
IOI0:I_TSBYPASS_EN[0, 3, 7]
IOI1:I_TSBYPASS_EN[0, 3, 32]
Non-inverted[0]
+
+
+ + + + + + + +
IOI0:IDDRIN_MUX[0, 3, 21][0, 3, 37][0, 3, 8]
IOI1:IDDRIN_MUX[0, 3, 18][0, 3, 2][0, 3, 30]
NONE000
IFFDMUX001
IDDRIN1010
IDDRIN2100
+
+
+ + + + +
IOI0:I_DELAY_EN[0, 3, 10]
IOI1:I_DELAY_EN[0, 3, 29]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + +
IOI0:ICEINV[0, 3, 14]
IOI0:ICLK1INV[0, 3, 13]
IOI0:ICLK2INV[0, 3, 12]
IOI0:OTCLK1INV[0, 3, 16]
IOI0:OTCLK2INV[0, 3, 15]
IOI0:REVINV[0, 3, 11]
IOI0:TCEINV[0, 3, 17]
IOI1:ICEINV[0, 3, 25]
IOI1:ICLK1INV[0, 3, 26]
IOI1:ICLK2INV[0, 3, 27]
IOI1:OTCLK1INV[0, 3, 23]
IOI1:OTCLK2INV[0, 3, 24]
IOI1:REVINV[0, 3, 28]
IOI1:TCEINV[0, 3, 22]
Inverted~[0]
+
+
+ + + + +
IOI0:DELAY_COMMON[0, 3, 41]
IOI1:DELAY_COMMON[0, 3, 42]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_DELAY[0, 3, 53][0, 3, 51]
IOI1:IFF_DELAY[0, 3, 58][0, 3, 47]
Inverted~[1]~[0]
+
+
+ + + + +
IOI0:DELAY_VARIABLE[0, 3, 48]
IOI1:DELAY_VARIABLE[0, 3, 57]
Non-inverted[0]
+
+
+ + + + +
IOI0:I_DELAY[0, 3, 50][0, 3, 49][0, 3, 52]
IOI1:I_DELAY[0, 3, 56][0, 3, 55][0, 3, 54]
Inverted~[2]~[1]~[0]
+
+
+

IOI.S3A.R

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0-IOI0:PCICE_MUX[0]IOI0:PCICE_MUX[1]-
1---IOI0:IFF_DELAY_EN
2IOI1:O2_DDRMUX--IOI1:IDDRIN_MUX[1]
3~IOI0:TFF1_SRVAL~IOI0:OFF1_SRVAL~IOI0:IFF1_SRVALIOI0:IFF_TSBYPASS_EN
4-IOI1:O1_DDRMUX-IOI0:TSBYPASS_MUX
5~IOI0:TFF2_SRVAL~IOI0:OFF2_SRVAL--
6----
7--~IOI0:IFF1_INITIOI0:I_TSBYPASS_EN
8~IOI0:TFF_INIT~IOI0:OFF_INITIOI0:IFF_SYNCIOI0:IDDRIN_MUX[0]
9IOI0:TFF_REV_ENIOI0:OFF_REV_ENIOI0:IFF_REV_EN-
10IOI0:TFF_SR_ENIOI0:OFF_SR_ENIOI0:IFF_SR_ENIOI0:I_DELAY_EN
11IOI0:T2INVIOI0:O2INVIOI0:IFF_LATCH~IOI0:REVINV
12IOI0:T1INVIOI0:O1INV~IOI0:IFF2_INIT~IOI0:ICLK2INV
13IOI0:TFF_SYNCIOI0:OFF_SYNC-~IOI0:ICLK1INV
14IOI0:TMUX[1]IOI0:OMUX[1]-~IOI0:ICEINV
15IOI0:TMUX[3]IOI0:OMUX[3]-~IOI0:OTCLK2INV
16IOI0:TMUX[0]IOI0:OMUX[0]~IOI0:IFF2_SRVAL~IOI0:OTCLK1INV
17IOI0:TFF1_LATCHIOI0:OFF1_LATCH-~IOI0:TCEINV
18IOI0:TFF2_LATCHIOI0:OFF2_LATCH-IOI1:IDDRIN_MUX[2]
19IOI0:TMUX[2]IOI0:OMUX[2]--
20IOI1:TMUX[2]IOI1:OMUX[2]--
21IOI1:TFF2_LATCHIOI1:OFF2_LATCH-IOI0:IDDRIN_MUX[2]
22IOI1:TFF1_LATCHIOI1:OFF1_LATCH-~IOI1:TCEINV
23IOI1:TMUX[0]IOI1:OMUX[0]~IOI1:IFF2_SRVAL~IOI1:OTCLK1INV
24IOI1:TMUX[3]IOI1:OMUX[3]-~IOI1:OTCLK2INV
25IOI1:TMUX[1]IOI1:OMUX[1]-~IOI1:ICEINV
26IOI1:TFF_SYNCIOI1:OFF_SYNC-~IOI1:ICLK1INV
27IOI1:T1INVIOI1:O1INV~IOI1:IFF2_INIT~IOI1:ICLK2INV
28IOI1:T2INVIOI1:O2INVIOI1:IFF_LATCH~IOI1:REVINV
29IOI1:TFF_SR_ENIOI1:OFF_SR_ENIOI1:IFF_SR_ENIOI1:I_DELAY_EN
30IOI1:TFF_REV_ENIOI1:OFF_REV_ENIOI1:IFF_REV_ENIOI1:IDDRIN_MUX[0]
31~IOI1:TFF_INIT~IOI1:OFF_INITIOI1:IFF_SYNC-
32--~IOI1:IFF1_INITIOI1:I_TSBYPASS_EN
33----
34~IOI1:TFF2_SRVAL~IOI1:OFF2_SRVAL--
35-IOI0:O1_DDRMUX-IOI1:TSBYPASS_MUX
36~IOI1:TFF1_SRVAL~IOI1:OFF1_SRVAL~IOI1:IFF1_SRVALIOI1:IFF_TSBYPASS_EN
37IOI0:O2_DDRMUX--IOI0:IDDRIN_MUX[1]
38---IOI1:IFF_DELAY_EN
39-IOI1:PCICE_MUX[0]IOI1:PCICE_MUX[1]-
40----
41---~IOI0:DELAY_COMMON
42---~IOI1:DELAY_COMMON
43----
44----
45----
46----
47---~IOI1:IFF_DELAY[0]
48---IOI0:DELAY_VARIABLE
49---~IOI0:I_DELAY[1]
50---~IOI0:I_DELAY[2]
51---~IOI0:IFF_DELAY[0]
52---~IOI0:I_DELAY[0]
53---~IOI0:IFF_DELAY[1]
54---~IOI1:I_DELAY[0]
55---~IOI1:I_DELAY[1]
56---~IOI1:I_DELAY[2]
57---IOI1:DELAY_VARIABLE
58---~IOI1:IFF_DELAY[1]
+
+
+ + + + + +
IOI0:O2_DDRMUX[0, 0, 37]
IOI1:O2_DDRMUX[0, 0, 2]
O20
ODDRIN21
+
+
+ + + + +
IOI0:TFF1_SRVAL[0, 0, 3]
IOI1:TFF1_SRVAL[0, 0, 36]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF2_SRVAL[0, 0, 5]
IOI1:TFF2_SRVAL[0, 0, 34]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF_INIT[0, 0, 8]
IOI1:TFF_INIT[0, 0, 31]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF_REV_EN[0, 0, 9]
IOI1:TFF_REV_EN[0, 0, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF_SR_EN[0, 0, 10]
IOI1:TFF_SR_EN[0, 0, 29]
Non-inverted[0]
+
+
+
+
+
+
+
+
+ + + + + + + + + + +
IOI0:O1INV[0, 1, 12]
IOI0:O2INV[0, 1, 11]
IOI0:T1INV[0, 0, 12]
IOI0:T2INV[0, 0, 11]
IOI1:O1INV[0, 1, 27]
IOI1:O2INV[0, 1, 28]
IOI1:T1INV[0, 0, 27]
IOI1:T2INV[0, 0, 28]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF_SYNC[0, 0, 13]
IOI1:TFF_SYNC[0, 0, 26]
Non-inverted[0]
+
+
+ + + + + + + + + +
IOI0:TMUX[0, 0, 15][0, 0, 19][0, 0, 14][0, 0, 16]
IOI1:TMUX[0, 0, 24][0, 0, 20][0, 0, 25][0, 0, 23]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+ + + + +
IOI0:TFF1_LATCH[0, 0, 17]
IOI1:TFF1_LATCH[0, 0, 22]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF2_LATCH[0, 0, 18]
IOI1:TFF2_LATCH[0, 0, 21]
Non-inverted[0]
+
+
+ + + + + + +
IOI0:PCICE_MUX[0, 2, 0][0, 1, 0]
IOI1:PCICE_MUX[0, 2, 39][0, 1, 39]
NONE00
OCE01
PCICE10
+
+
+ + + + +
IOI0:OFF1_SRVAL[0, 1, 3]
IOI1:OFF1_SRVAL[0, 1, 36]
Inverted~[0]
+
+
+ + + + + +
IOI0:O1_DDRMUX[0, 1, 35]
IOI1:O1_DDRMUX[0, 1, 4]
O10
ODDRIN11
+
+
+ + + + +
IOI0:OFF2_SRVAL[0, 1, 5]
IOI1:OFF2_SRVAL[0, 1, 34]
Inverted~[0]
+
+
+ + + + +
IOI0:OFF_INIT[0, 1, 8]
IOI1:OFF_INIT[0, 1, 31]
Inverted~[0]
+
+
+ + + + +
IOI0:OFF_REV_EN[0, 1, 9]
IOI1:OFF_REV_EN[0, 1, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF_SR_EN[0, 1, 10]
IOI1:OFF_SR_EN[0, 1, 29]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF_SYNC[0, 1, 13]
IOI1:OFF_SYNC[0, 1, 26]
Non-inverted[0]
+
+
+ + + + + + + + + +
IOI0:OMUX[0, 1, 15][0, 1, 19][0, 1, 14][0, 1, 16]
IOI1:OMUX[0, 1, 24][0, 1, 20][0, 1, 25][0, 1, 23]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+ + + + +
IOI0:OFF1_LATCH[0, 1, 17]
IOI1:OFF1_LATCH[0, 1, 22]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF2_LATCH[0, 1, 18]
IOI1:OFF2_LATCH[0, 1, 21]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF1_SRVAL[0, 2, 3]
IOI1:IFF1_SRVAL[0, 2, 36]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF1_INIT[0, 2, 7]
IOI1:IFF1_INIT[0, 2, 32]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_SYNC[0, 2, 8]
IOI1:IFF_SYNC[0, 2, 31]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_REV_EN[0, 2, 9]
IOI1:IFF_REV_EN[0, 2, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_SR_EN[0, 2, 10]
IOI1:IFF_SR_EN[0, 2, 29]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_LATCH[0, 2, 11]
IOI1:IFF_LATCH[0, 2, 28]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF2_INIT[0, 2, 12]
IOI1:IFF2_INIT[0, 2, 27]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF2_SRVAL[0, 2, 16]
IOI1:IFF2_SRVAL[0, 2, 23]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_DELAY_EN[0, 3, 1]
IOI1:IFF_DELAY_EN[0, 3, 38]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_TSBYPASS_EN[0, 3, 3]
IOI1:IFF_TSBYPASS_EN[0, 3, 36]
Non-inverted[0]
+
+
+ + + + + +
IOI0:TSBYPASS_MUX[0, 3, 4]
IOI1:TSBYPASS_MUX[0, 3, 35]
TMUX0
GND1
+
+
+ + + + +
IOI0:I_TSBYPASS_EN[0, 3, 7]
IOI1:I_TSBYPASS_EN[0, 3, 32]
Non-inverted[0]
+
+
+ + + + + + + +
IOI0:IDDRIN_MUX[0, 3, 21][0, 3, 37][0, 3, 8]
IOI1:IDDRIN_MUX[0, 3, 18][0, 3, 2][0, 3, 30]
NONE000
IFFDMUX001
IDDRIN1010
IDDRIN2100
+
+
+ + + + +
IOI0:I_DELAY_EN[0, 3, 10]
IOI1:I_DELAY_EN[0, 3, 29]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + +
IOI0:ICEINV[0, 3, 14]
IOI0:ICLK1INV[0, 3, 13]
IOI0:ICLK2INV[0, 3, 12]
IOI0:OTCLK1INV[0, 3, 16]
IOI0:OTCLK2INV[0, 3, 15]
IOI0:REVINV[0, 3, 11]
IOI0:TCEINV[0, 3, 17]
IOI1:ICEINV[0, 3, 25]
IOI1:ICLK1INV[0, 3, 26]
IOI1:ICLK2INV[0, 3, 27]
IOI1:OTCLK1INV[0, 3, 23]
IOI1:OTCLK2INV[0, 3, 24]
IOI1:REVINV[0, 3, 28]
IOI1:TCEINV[0, 3, 22]
Inverted~[0]
+
+
+ + + + +
IOI0:DELAY_COMMON[0, 3, 41]
IOI1:DELAY_COMMON[0, 3, 42]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_DELAY[0, 3, 53][0, 3, 51]
IOI1:IFF_DELAY[0, 3, 58][0, 3, 47]
Inverted~[1]~[0]
+
+
+ + + + +
IOI0:DELAY_VARIABLE[0, 3, 48]
IOI1:DELAY_VARIABLE[0, 3, 57]
Non-inverted[0]
+
+
+ + + + +
IOI0:I_DELAY[0, 3, 50][0, 3, 49][0, 3, 52]
IOI1:I_DELAY[0, 3, 56][0, 3, 55][0, 3, 54]
Inverted~[2]~[1]~[0]
+
+
+

IOI.S3A.B

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0-IOI0:PCICE_MUX[0]IOI0:PCICE_MUX[1]-
1---IOI0:IFF_DELAY_EN
2IOI1:O2_DDRMUX--IOI1:IDDRIN_MUX[1]
3~IOI0:TFF1_SRVAL~IOI0:OFF1_SRVAL~IOI0:IFF1_SRVALIOI0:IFF_TSBYPASS_EN
4-IOI1:O1_DDRMUX-IOI0:TSBYPASS_MUX
5~IOI0:TFF2_SRVAL~IOI0:OFF2_SRVAL--
6----
7--~IOI0:IFF1_INITIOI0:I_TSBYPASS_EN
8~IOI0:TFF_INIT~IOI0:OFF_INITIOI0:IFF_SYNCIOI0:IDDRIN_MUX[0]
9IOI0:TFF_REV_ENIOI0:OFF_REV_ENIOI0:IFF_REV_EN-
10IOI0:TFF_SR_ENIOI0:OFF_SR_ENIOI0:IFF_SR_ENIOI0:I_DELAY_EN
11IOI0:T2INVIOI0:O2INVIOI0:IFF_LATCH~IOI0:REVINV
12IOI0:T1INVIOI0:O1INV~IOI0:IFF2_INIT~IOI0:ICLK2INV
13IOI0:TFF_SYNCIOI0:OFF_SYNC-~IOI0:ICLK1INV
14IOI0:TMUX[1]IOI0:OMUX[1]-~IOI0:ICEINV
15IOI0:TMUX[3]IOI0:OMUX[3]-~IOI0:OTCLK2INV
16IOI0:TMUX[0]IOI0:OMUX[0]~IOI0:IFF2_SRVAL~IOI0:OTCLK1INV
17IOI0:TFF1_LATCHIOI0:OFF1_LATCH-~IOI0:TCEINV
18IOI0:TFF2_LATCHIOI0:OFF2_LATCH-IOI1:IDDRIN_MUX[2]
19IOI0:TMUX[2]IOI0:OMUX[2]--
20IOI1:TMUX[2]IOI1:OMUX[2]--
21IOI1:TFF2_LATCHIOI1:OFF2_LATCH-IOI0:IDDRIN_MUX[2]
22IOI1:TFF1_LATCHIOI1:OFF1_LATCH-~IOI1:TCEINV
23IOI1:TMUX[0]IOI1:OMUX[0]~IOI1:IFF2_SRVAL~IOI1:OTCLK1INV
24IOI1:TMUX[3]IOI1:OMUX[3]-~IOI1:OTCLK2INV
25IOI1:TMUX[1]IOI1:OMUX[1]-~IOI1:ICEINV
26IOI1:TFF_SYNCIOI1:OFF_SYNC-~IOI1:ICLK1INV
27IOI1:T1INVIOI1:O1INV~IOI1:IFF2_INIT~IOI1:ICLK2INV
28IOI1:T2INVIOI1:O2INVIOI1:IFF_LATCH~IOI1:REVINV
29IOI1:TFF_SR_ENIOI1:OFF_SR_ENIOI1:IFF_SR_ENIOI1:I_DELAY_EN
30IOI1:TFF_REV_ENIOI1:OFF_REV_ENIOI1:IFF_REV_ENIOI1:IDDRIN_MUX[0]
31~IOI1:TFF_INIT~IOI1:OFF_INITIOI1:IFF_SYNC-
32--~IOI1:IFF1_INITIOI1:I_TSBYPASS_EN
33----
34~IOI1:TFF2_SRVAL~IOI1:OFF2_SRVAL--
35-IOI0:O1_DDRMUX-IOI1:TSBYPASS_MUX
36~IOI1:TFF1_SRVAL~IOI1:OFF1_SRVAL~IOI1:IFF1_SRVALIOI1:IFF_TSBYPASS_EN
37IOI0:O2_DDRMUX--IOI0:IDDRIN_MUX[1]
38---IOI1:IFF_DELAY_EN
39-IOI1:PCICE_MUX[0]IOI1:PCICE_MUX[1]-
40-IOI2:PCICE_MUX[0]IOI2:PCICE_MUX[1]-
41---IOI2:IFF_DELAY_EN
42---IOI2:IDDRIN_MUX[1]
43~IOI2:TFF1_SRVAL~IOI2:OFF1_SRVAL~IOI2:IFF1_SRVALIOI2:IFF_TSBYPASS_EN
44---IOI2:TSBYPASS_MUX
45~IOI2:TFF2_SRVAL~IOI2:OFF2_SRVAL--
46----
47--~IOI2:IFF1_INITIOI2:I_TSBYPASS_EN
48~IOI2:TFF_INIT~IOI2:OFF_INITIOI2:IFF_SYNCIOI2:IDDRIN_MUX[0]
49IOI2:TFF_REV_ENIOI2:OFF_REV_ENIOI2:IFF_REV_EN-
50IOI2:TFF_SR_ENIOI2:OFF_SR_ENIOI2:IFF_SR_ENIOI2:I_DELAY_EN
51IOI2:T2INVIOI2:O2INVIOI2:IFF_LATCH~IOI2:REVINV
52IOI2:T1INVIOI2:O1INV~IOI2:IFF2_INIT~IOI2:ICLK2INV
53IOI2:TFF_SYNCIOI2:OFF_SYNC-~IOI2:ICLK1INV
54IOI2:TMUX[1]IOI2:OMUX[1]-~IOI2:ICEINV
55IOI2:TMUX[3]IOI2:OMUX[3]-~IOI2:OTCLK2INV
56IOI2:TMUX[0]IOI2:OMUX[0]~IOI2:IFF2_SRVAL~IOI2:OTCLK1INV
57IOI2:TFF1_LATCHIOI2:OFF1_LATCH-~IOI2:TCEINV
58IOI2:TFF2_LATCHIOI2:OFF2_LATCH-IOI2:IDDRIN_MUX[2]
59IOI2:TMUX[2]IOI2:OMUX[2]--
+
+
+ + + + + +
IOI0:O2_DDRMUX[0, 0, 37]
IOI1:O2_DDRMUX[0, 0, 2]
O20
ODDRIN21
+
+
+
+ + + + + +
IOI0:TFF1_SRVAL[0, 0, 3]
IOI1:TFF1_SRVAL[0, 0, 36]
IOI2:TFF1_SRVAL[0, 0, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF2_SRVAL[0, 0, 5]
IOI1:TFF2_SRVAL[0, 0, 34]
IOI2:TFF2_SRVAL[0, 0, 45]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF_INIT[0, 0, 8]
IOI1:TFF_INIT[0, 0, 31]
IOI2:TFF_INIT[0, 0, 48]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF_REV_EN[0, 0, 9]
IOI1:TFF_REV_EN[0, 0, 30]
IOI2:TFF_REV_EN[0, 0, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF_SR_EN[0, 0, 10]
IOI1:TFF_SR_EN[0, 0, 29]
IOI2:TFF_SR_EN[0, 0, 50]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + +
IOI0:O1INV[0, 1, 12]
IOI0:O2INV[0, 1, 11]
IOI0:T1INV[0, 0, 12]
IOI0:T2INV[0, 0, 11]
IOI1:O1INV[0, 1, 27]
IOI1:O2INV[0, 1, 28]
IOI1:T1INV[0, 0, 27]
IOI1:T2INV[0, 0, 28]
IOI2:O1INV[0, 1, 52]
IOI2:O2INV[0, 1, 51]
IOI2:T1INV[0, 0, 52]
IOI2:T2INV[0, 0, 51]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF_SYNC[0, 0, 13]
IOI1:TFF_SYNC[0, 0, 26]
IOI2:TFF_SYNC[0, 0, 53]
Non-inverted[0]
+
+
+
+ + + + + + + + + + +
IOI0:TMUX[0, 0, 15][0, 0, 19][0, 0, 14][0, 0, 16]
IOI1:TMUX[0, 0, 24][0, 0, 20][0, 0, 25][0, 0, 23]
IOI2:TMUX[0, 0, 55][0, 0, 59][0, 0, 54][0, 0, 56]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+
+ + + + + +
IOI0:TFF1_LATCH[0, 0, 17]
IOI1:TFF1_LATCH[0, 0, 22]
IOI2:TFF1_LATCH[0, 0, 57]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF2_LATCH[0, 0, 18]
IOI1:TFF2_LATCH[0, 0, 21]
IOI2:TFF2_LATCH[0, 0, 58]
Non-inverted[0]
+
+
+
+ + + + + + + +
IOI0:PCICE_MUX[0, 2, 0][0, 1, 0]
IOI1:PCICE_MUX[0, 2, 39][0, 1, 39]
IOI2:PCICE_MUX[0, 2, 40][0, 1, 40]
NONE00
OCE01
PCICE10
+
+
+
+ + + + + +
IOI0:OFF1_SRVAL[0, 1, 3]
IOI1:OFF1_SRVAL[0, 1, 36]
IOI2:OFF1_SRVAL[0, 1, 43]
Inverted~[0]
+
+
+ + + + + +
IOI0:O1_DDRMUX[0, 1, 35]
IOI1:O1_DDRMUX[0, 1, 4]
O10
ODDRIN11
+
+
+
+ + + + + +
IOI0:OFF2_SRVAL[0, 1, 5]
IOI1:OFF2_SRVAL[0, 1, 34]
IOI2:OFF2_SRVAL[0, 1, 45]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF_INIT[0, 1, 8]
IOI1:OFF_INIT[0, 1, 31]
IOI2:OFF_INIT[0, 1, 48]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF_REV_EN[0, 1, 9]
IOI1:OFF_REV_EN[0, 1, 30]
IOI2:OFF_REV_EN[0, 1, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF_SR_EN[0, 1, 10]
IOI1:OFF_SR_EN[0, 1, 29]
IOI2:OFF_SR_EN[0, 1, 50]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF_SYNC[0, 1, 13]
IOI1:OFF_SYNC[0, 1, 26]
IOI2:OFF_SYNC[0, 1, 53]
Non-inverted[0]
+
+
+
+ + + + + + + + + + +
IOI0:OMUX[0, 1, 15][0, 1, 19][0, 1, 14][0, 1, 16]
IOI1:OMUX[0, 1, 24][0, 1, 20][0, 1, 25][0, 1, 23]
IOI2:OMUX[0, 1, 55][0, 1, 59][0, 1, 54][0, 1, 56]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+
+ + + + + +
IOI0:OFF1_LATCH[0, 1, 17]
IOI1:OFF1_LATCH[0, 1, 22]
IOI2:OFF1_LATCH[0, 1, 57]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF2_LATCH[0, 1, 18]
IOI1:OFF2_LATCH[0, 1, 21]
IOI2:OFF2_LATCH[0, 1, 58]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF1_SRVAL[0, 2, 3]
IOI1:IFF1_SRVAL[0, 2, 36]
IOI2:IFF1_SRVAL[0, 2, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF1_INIT[0, 2, 7]
IOI1:IFF1_INIT[0, 2, 32]
IOI2:IFF1_INIT[0, 2, 47]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF_SYNC[0, 2, 8]
IOI1:IFF_SYNC[0, 2, 31]
IOI2:IFF_SYNC[0, 2, 48]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_REV_EN[0, 2, 9]
IOI1:IFF_REV_EN[0, 2, 30]
IOI2:IFF_REV_EN[0, 2, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_SR_EN[0, 2, 10]
IOI1:IFF_SR_EN[0, 2, 29]
IOI2:IFF_SR_EN[0, 2, 50]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_LATCH[0, 2, 11]
IOI1:IFF_LATCH[0, 2, 28]
IOI2:IFF_LATCH[0, 2, 51]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF2_INIT[0, 2, 12]
IOI1:IFF2_INIT[0, 2, 27]
IOI2:IFF2_INIT[0, 2, 52]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF2_SRVAL[0, 2, 16]
IOI1:IFF2_SRVAL[0, 2, 23]
IOI2:IFF2_SRVAL[0, 2, 56]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF_DELAY_EN[0, 3, 1]
IOI1:IFF_DELAY_EN[0, 3, 38]
IOI2:IFF_DELAY_EN[0, 3, 41]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_TSBYPASS_EN[0, 3, 3]
IOI1:IFF_TSBYPASS_EN[0, 3, 36]
IOI2:IFF_TSBYPASS_EN[0, 3, 43]
Non-inverted[0]
+
+
+
+ + + + + + +
IOI0:TSBYPASS_MUX[0, 3, 4]
IOI1:TSBYPASS_MUX[0, 3, 35]
IOI2:TSBYPASS_MUX[0, 3, 44]
TMUX0
GND1
+
+
+
+ + + + + +
IOI0:I_TSBYPASS_EN[0, 3, 7]
IOI1:I_TSBYPASS_EN[0, 3, 32]
IOI2:I_TSBYPASS_EN[0, 3, 47]
Non-inverted[0]
+
+
+
+ + + + + + + + +
IOI0:IDDRIN_MUX[0, 3, 21][0, 3, 37][0, 3, 8]
IOI1:IDDRIN_MUX[0, 3, 18][0, 3, 2][0, 3, 30]
IOI2:IDDRIN_MUX[0, 3, 58][0, 3, 42][0, 3, 48]
NONE000
IFFDMUX001
IDDRIN1010
IDDRIN2100
+
+
+
+ + + + + +
IOI0:I_DELAY_EN[0, 3, 10]
IOI1:I_DELAY_EN[0, 3, 29]
IOI2:I_DELAY_EN[0, 3, 50]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + + + + + + + + +
IOI0:ICEINV[0, 3, 14]
IOI0:ICLK1INV[0, 3, 13]
IOI0:ICLK2INV[0, 3, 12]
IOI0:OTCLK1INV[0, 3, 16]
IOI0:OTCLK2INV[0, 3, 15]
IOI0:REVINV[0, 3, 11]
IOI0:TCEINV[0, 3, 17]
IOI1:ICEINV[0, 3, 25]
IOI1:ICLK1INV[0, 3, 26]
IOI1:ICLK2INV[0, 3, 27]
IOI1:OTCLK1INV[0, 3, 23]
IOI1:OTCLK2INV[0, 3, 24]
IOI1:REVINV[0, 3, 28]
IOI1:TCEINV[0, 3, 22]
IOI2:ICEINV[0, 3, 54]
IOI2:ICLK1INV[0, 3, 53]
IOI2:ICLK2INV[0, 3, 52]
IOI2:OTCLK1INV[0, 3, 56]
IOI2:OTCLK2INV[0, 3, 55]
IOI2:REVINV[0, 3, 51]
IOI2:TCEINV[0, 3, 57]
Inverted~[0]
+
+
+

IOI.S3A.T

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0-IOI0:PCICE_MUX[0]IOI0:PCICE_MUX[1]-
1---IOI0:IFF_DELAY_EN
2IOI1:O2_DDRMUX--IOI1:IDDRIN_MUX[1]
3~IOI0:TFF1_SRVAL~IOI0:OFF1_SRVAL~IOI0:IFF1_SRVALIOI0:IFF_TSBYPASS_EN
4-IOI1:O1_DDRMUX-IOI0:TSBYPASS_MUX
5~IOI0:TFF2_SRVAL~IOI0:OFF2_SRVAL--
6----
7--~IOI0:IFF1_INITIOI0:I_TSBYPASS_EN
8~IOI0:TFF_INIT~IOI0:OFF_INITIOI0:IFF_SYNCIOI0:IDDRIN_MUX[0]
9IOI0:TFF_REV_ENIOI0:OFF_REV_ENIOI0:IFF_REV_EN-
10IOI0:TFF_SR_ENIOI0:OFF_SR_ENIOI0:IFF_SR_ENIOI0:I_DELAY_EN
11IOI0:T2INVIOI0:O2INVIOI0:IFF_LATCH~IOI0:REVINV
12IOI0:T1INVIOI0:O1INV~IOI0:IFF2_INIT~IOI0:ICLK2INV
13IOI0:TFF_SYNCIOI0:OFF_SYNC-~IOI0:ICLK1INV
14IOI0:TMUX[1]IOI0:OMUX[1]-~IOI0:ICEINV
15IOI0:TMUX[3]IOI0:OMUX[3]-~IOI0:OTCLK2INV
16IOI0:TMUX[0]IOI0:OMUX[0]~IOI0:IFF2_SRVAL~IOI0:OTCLK1INV
17IOI0:TFF1_LATCHIOI0:OFF1_LATCH-~IOI0:TCEINV
18IOI0:TFF2_LATCHIOI0:OFF2_LATCH-IOI1:IDDRIN_MUX[2]
19IOI0:TMUX[2]IOI0:OMUX[2]--
20IOI1:TMUX[2]IOI1:OMUX[2]--
21IOI1:TFF2_LATCHIOI1:OFF2_LATCH-IOI0:IDDRIN_MUX[2]
22IOI1:TFF1_LATCHIOI1:OFF1_LATCH-~IOI1:TCEINV
23IOI1:TMUX[0]IOI1:OMUX[0]~IOI1:IFF2_SRVAL~IOI1:OTCLK1INV
24IOI1:TMUX[3]IOI1:OMUX[3]-~IOI1:OTCLK2INV
25IOI1:TMUX[1]IOI1:OMUX[1]-~IOI1:ICEINV
26IOI1:TFF_SYNCIOI1:OFF_SYNC-~IOI1:ICLK1INV
27IOI1:T1INVIOI1:O1INV~IOI1:IFF2_INIT~IOI1:ICLK2INV
28IOI1:T2INVIOI1:O2INVIOI1:IFF_LATCH~IOI1:REVINV
29IOI1:TFF_SR_ENIOI1:OFF_SR_ENIOI1:IFF_SR_ENIOI1:I_DELAY_EN
30IOI1:TFF_REV_ENIOI1:OFF_REV_ENIOI1:IFF_REV_ENIOI1:IDDRIN_MUX[0]
31~IOI1:TFF_INIT~IOI1:OFF_INITIOI1:IFF_SYNC-
32--~IOI1:IFF1_INITIOI1:I_TSBYPASS_EN
33----
34~IOI1:TFF2_SRVAL~IOI1:OFF2_SRVAL--
35-IOI0:O1_DDRMUX-IOI1:TSBYPASS_MUX
36~IOI1:TFF1_SRVAL~IOI1:OFF1_SRVAL~IOI1:IFF1_SRVALIOI1:IFF_TSBYPASS_EN
37IOI0:O2_DDRMUX--IOI0:IDDRIN_MUX[1]
38---IOI1:IFF_DELAY_EN
39-IOI1:PCICE_MUX[0]IOI1:PCICE_MUX[1]-
40-IOI2:PCICE_MUX[0]IOI2:PCICE_MUX[1]-
41---IOI2:IFF_DELAY_EN
42---IOI2:IDDRIN_MUX[1]
43~IOI2:TFF1_SRVAL~IOI2:OFF1_SRVAL~IOI2:IFF1_SRVALIOI2:IFF_TSBYPASS_EN
44---IOI2:TSBYPASS_MUX
45~IOI2:TFF2_SRVAL~IOI2:OFF2_SRVAL--
46----
47--~IOI2:IFF1_INITIOI2:I_TSBYPASS_EN
48~IOI2:TFF_INIT~IOI2:OFF_INITIOI2:IFF_SYNCIOI2:IDDRIN_MUX[0]
49IOI2:TFF_REV_ENIOI2:OFF_REV_ENIOI2:IFF_REV_EN-
50IOI2:TFF_SR_ENIOI2:OFF_SR_ENIOI2:IFF_SR_ENIOI2:I_DELAY_EN
51IOI2:T2INVIOI2:O2INVIOI2:IFF_LATCH~IOI2:REVINV
52IOI2:T1INVIOI2:O1INV~IOI2:IFF2_INIT~IOI2:ICLK2INV
53IOI2:TFF_SYNCIOI2:OFF_SYNC-~IOI2:ICLK1INV
54IOI2:TMUX[1]IOI2:OMUX[1]-~IOI2:ICEINV
55IOI2:TMUX[3]IOI2:OMUX[3]-~IOI2:OTCLK2INV
56IOI2:TMUX[0]IOI2:OMUX[0]~IOI2:IFF2_SRVAL~IOI2:OTCLK1INV
57IOI2:TFF1_LATCHIOI2:OFF1_LATCH-~IOI2:TCEINV
58IOI2:TFF2_LATCHIOI2:OFF2_LATCH-IOI2:IDDRIN_MUX[2]
59IOI2:TMUX[2]IOI2:OMUX[2]--
+
+
+ + + + + +
IOI0:O2_DDRMUX[0, 0, 37]
IOI1:O2_DDRMUX[0, 0, 2]
O20
ODDRIN21
+
+
+
+ + + + + +
IOI0:TFF1_SRVAL[0, 0, 3]
IOI1:TFF1_SRVAL[0, 0, 36]
IOI2:TFF1_SRVAL[0, 0, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF2_SRVAL[0, 0, 5]
IOI1:TFF2_SRVAL[0, 0, 34]
IOI2:TFF2_SRVAL[0, 0, 45]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF_INIT[0, 0, 8]
IOI1:TFF_INIT[0, 0, 31]
IOI2:TFF_INIT[0, 0, 48]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF_REV_EN[0, 0, 9]
IOI1:TFF_REV_EN[0, 0, 30]
IOI2:TFF_REV_EN[0, 0, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF_SR_EN[0, 0, 10]
IOI1:TFF_SR_EN[0, 0, 29]
IOI2:TFF_SR_EN[0, 0, 50]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + +
IOI0:O1INV[0, 1, 12]
IOI0:O2INV[0, 1, 11]
IOI0:T1INV[0, 0, 12]
IOI0:T2INV[0, 0, 11]
IOI1:O1INV[0, 1, 27]
IOI1:O2INV[0, 1, 28]
IOI1:T1INV[0, 0, 27]
IOI1:T2INV[0, 0, 28]
IOI2:O1INV[0, 1, 52]
IOI2:O2INV[0, 1, 51]
IOI2:T1INV[0, 0, 52]
IOI2:T2INV[0, 0, 51]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF_SYNC[0, 0, 13]
IOI1:TFF_SYNC[0, 0, 26]
IOI2:TFF_SYNC[0, 0, 53]
Non-inverted[0]
+
+
+
+ + + + + + + + + + +
IOI0:TMUX[0, 0, 15][0, 0, 19][0, 0, 14][0, 0, 16]
IOI1:TMUX[0, 0, 24][0, 0, 20][0, 0, 25][0, 0, 23]
IOI2:TMUX[0, 0, 55][0, 0, 59][0, 0, 54][0, 0, 56]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+
+ + + + + +
IOI0:TFF1_LATCH[0, 0, 17]
IOI1:TFF1_LATCH[0, 0, 22]
IOI2:TFF1_LATCH[0, 0, 57]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF2_LATCH[0, 0, 18]
IOI1:TFF2_LATCH[0, 0, 21]
IOI2:TFF2_LATCH[0, 0, 58]
Non-inverted[0]
+
+
+
+ + + + + + + +
IOI0:PCICE_MUX[0, 2, 0][0, 1, 0]
IOI1:PCICE_MUX[0, 2, 39][0, 1, 39]
IOI2:PCICE_MUX[0, 2, 40][0, 1, 40]
NONE00
OCE01
PCICE10
+
+
+
+ + + + + +
IOI0:OFF1_SRVAL[0, 1, 3]
IOI1:OFF1_SRVAL[0, 1, 36]
IOI2:OFF1_SRVAL[0, 1, 43]
Inverted~[0]
+
+
+ + + + + +
IOI0:O1_DDRMUX[0, 1, 35]
IOI1:O1_DDRMUX[0, 1, 4]
O10
ODDRIN11
+
+
+
+ + + + + +
IOI0:OFF2_SRVAL[0, 1, 5]
IOI1:OFF2_SRVAL[0, 1, 34]
IOI2:OFF2_SRVAL[0, 1, 45]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF_INIT[0, 1, 8]
IOI1:OFF_INIT[0, 1, 31]
IOI2:OFF_INIT[0, 1, 48]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF_REV_EN[0, 1, 9]
IOI1:OFF_REV_EN[0, 1, 30]
IOI2:OFF_REV_EN[0, 1, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF_SR_EN[0, 1, 10]
IOI1:OFF_SR_EN[0, 1, 29]
IOI2:OFF_SR_EN[0, 1, 50]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF_SYNC[0, 1, 13]
IOI1:OFF_SYNC[0, 1, 26]
IOI2:OFF_SYNC[0, 1, 53]
Non-inverted[0]
+
+
+
+ + + + + + + + + + +
IOI0:OMUX[0, 1, 15][0, 1, 19][0, 1, 14][0, 1, 16]
IOI1:OMUX[0, 1, 24][0, 1, 20][0, 1, 25][0, 1, 23]
IOI2:OMUX[0, 1, 55][0, 1, 59][0, 1, 54][0, 1, 56]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+
+ + + + + +
IOI0:OFF1_LATCH[0, 1, 17]
IOI1:OFF1_LATCH[0, 1, 22]
IOI2:OFF1_LATCH[0, 1, 57]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF2_LATCH[0, 1, 18]
IOI1:OFF2_LATCH[0, 1, 21]
IOI2:OFF2_LATCH[0, 1, 58]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF1_SRVAL[0, 2, 3]
IOI1:IFF1_SRVAL[0, 2, 36]
IOI2:IFF1_SRVAL[0, 2, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF1_INIT[0, 2, 7]
IOI1:IFF1_INIT[0, 2, 32]
IOI2:IFF1_INIT[0, 2, 47]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF_SYNC[0, 2, 8]
IOI1:IFF_SYNC[0, 2, 31]
IOI2:IFF_SYNC[0, 2, 48]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_REV_EN[0, 2, 9]
IOI1:IFF_REV_EN[0, 2, 30]
IOI2:IFF_REV_EN[0, 2, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_SR_EN[0, 2, 10]
IOI1:IFF_SR_EN[0, 2, 29]
IOI2:IFF_SR_EN[0, 2, 50]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_LATCH[0, 2, 11]
IOI1:IFF_LATCH[0, 2, 28]
IOI2:IFF_LATCH[0, 2, 51]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF2_INIT[0, 2, 12]
IOI1:IFF2_INIT[0, 2, 27]
IOI2:IFF2_INIT[0, 2, 52]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF2_SRVAL[0, 2, 16]
IOI1:IFF2_SRVAL[0, 2, 23]
IOI2:IFF2_SRVAL[0, 2, 56]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF_DELAY_EN[0, 3, 1]
IOI1:IFF_DELAY_EN[0, 3, 38]
IOI2:IFF_DELAY_EN[0, 3, 41]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_TSBYPASS_EN[0, 3, 3]
IOI1:IFF_TSBYPASS_EN[0, 3, 36]
IOI2:IFF_TSBYPASS_EN[0, 3, 43]
Non-inverted[0]
+
+
+
+ + + + + + +
IOI0:TSBYPASS_MUX[0, 3, 4]
IOI1:TSBYPASS_MUX[0, 3, 35]
IOI2:TSBYPASS_MUX[0, 3, 44]
TMUX0
GND1
+
+
+
+ + + + + +
IOI0:I_TSBYPASS_EN[0, 3, 7]
IOI1:I_TSBYPASS_EN[0, 3, 32]
IOI2:I_TSBYPASS_EN[0, 3, 47]
Non-inverted[0]
+
+
+
+ + + + + + + + +
IOI0:IDDRIN_MUX[0, 3, 21][0, 3, 37][0, 3, 8]
IOI1:IDDRIN_MUX[0, 3, 18][0, 3, 2][0, 3, 30]
IOI2:IDDRIN_MUX[0, 3, 58][0, 3, 42][0, 3, 48]
NONE000
IFFDMUX001
IDDRIN1010
IDDRIN2100
+
+
+
+ + + + + +
IOI0:I_DELAY_EN[0, 3, 10]
IOI1:I_DELAY_EN[0, 3, 29]
IOI2:I_DELAY_EN[0, 3, 50]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + + + + + + + + +
IOI0:ICEINV[0, 3, 14]
IOI0:ICLK1INV[0, 3, 13]
IOI0:ICLK2INV[0, 3, 12]
IOI0:OTCLK1INV[0, 3, 16]
IOI0:OTCLK2INV[0, 3, 15]
IOI0:REVINV[0, 3, 11]
IOI0:TCEINV[0, 3, 17]
IOI1:ICEINV[0, 3, 25]
IOI1:ICLK1INV[0, 3, 26]
IOI1:ICLK2INV[0, 3, 27]
IOI1:OTCLK1INV[0, 3, 23]
IOI1:OTCLK2INV[0, 3, 24]
IOI1:REVINV[0, 3, 28]
IOI1:TCEINV[0, 3, 22]
IOI2:ICEINV[0, 3, 54]
IOI2:ICLK1INV[0, 3, 53]
IOI2:ICLK2INV[0, 3, 52]
IOI2:OTCLK1INV[0, 3, 56]
IOI2:OTCLK2INV[0, 3, 55]
IOI2:REVINV[0, 3, 51]
IOI2:TCEINV[0, 3, 57]
Inverted~[0]
+
+
+

IOI.S3ADSP.L

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0-IOI0:PCICE_MUX[0]IOI0:PCICE_MUX[1]-
1---IOI0:IFF_DELAY_EN
2IOI1:O2_DDRMUX--IOI1:IDDRIN_MUX[1]
3~IOI0:TFF1_SRVAL~IOI0:OFF1_SRVAL~IOI0:IFF1_SRVALIOI0:IFF_TSBYPASS_EN
4-IOI1:O1_DDRMUX-IOI0:TSBYPASS_MUX
5~IOI0:TFF2_SRVAL~IOI0:OFF2_SRVAL--
6----
7--~IOI0:IFF1_INITIOI0:I_TSBYPASS_EN
8~IOI0:TFF_INIT~IOI0:OFF_INITIOI0:IFF_SYNCIOI0:IDDRIN_MUX[0]
9IOI0:TFF_REV_ENIOI0:OFF_REV_ENIOI0:IFF_REV_EN-
10IOI0:TFF_SR_ENIOI0:OFF_SR_ENIOI0:IFF_SR_ENIOI0:I_DELAY_EN
11IOI0:T2INVIOI0:O2INVIOI0:IFF_LATCH~IOI0:REVINV
12IOI0:T1INVIOI0:O1INV~IOI0:IFF2_INIT~IOI0:ICLK2INV
13IOI0:TFF_SYNCIOI0:OFF_SYNC-~IOI0:ICLK1INV
14IOI0:TMUX[1]IOI0:OMUX[1]-~IOI0:ICEINV
15IOI0:TMUX[3]IOI0:OMUX[3]-~IOI0:OTCLK2INV
16IOI0:TMUX[0]IOI0:OMUX[0]~IOI0:IFF2_SRVAL~IOI0:OTCLK1INV
17IOI0:TFF1_LATCHIOI0:OFF1_LATCH-~IOI0:TCEINV
18IOI0:TFF2_LATCHIOI0:OFF2_LATCH-IOI1:IDDRIN_MUX[2]
19IOI0:TMUX[2]IOI0:OMUX[2]--
20IOI1:TMUX[2]IOI1:OMUX[2]--
21IOI1:TFF2_LATCHIOI1:OFF2_LATCH-IOI0:IDDRIN_MUX[2]
22IOI1:TFF1_LATCHIOI1:OFF1_LATCH-~IOI1:TCEINV
23IOI1:TMUX[0]IOI1:OMUX[0]~IOI1:IFF2_SRVAL~IOI1:OTCLK1INV
24IOI1:TMUX[3]IOI1:OMUX[3]-~IOI1:OTCLK2INV
25IOI1:TMUX[1]IOI1:OMUX[1]-~IOI1:ICEINV
26IOI1:TFF_SYNCIOI1:OFF_SYNC-~IOI1:ICLK1INV
27IOI1:T1INVIOI1:O1INV~IOI1:IFF2_INIT~IOI1:ICLK2INV
28IOI1:T2INVIOI1:O2INVIOI1:IFF_LATCH~IOI1:REVINV
29IOI1:TFF_SR_ENIOI1:OFF_SR_ENIOI1:IFF_SR_ENIOI1:I_DELAY_EN
30IOI1:TFF_REV_ENIOI1:OFF_REV_ENIOI1:IFF_REV_ENIOI1:IDDRIN_MUX[0]
31~IOI1:TFF_INIT~IOI1:OFF_INITIOI1:IFF_SYNC-
32--~IOI1:IFF1_INITIOI1:I_TSBYPASS_EN
33----
34~IOI1:TFF2_SRVAL~IOI1:OFF2_SRVAL--
35-IOI0:O1_DDRMUX-IOI1:TSBYPASS_MUX
36~IOI1:TFF1_SRVAL~IOI1:OFF1_SRVAL~IOI1:IFF1_SRVALIOI1:IFF_TSBYPASS_EN
37IOI0:O2_DDRMUX--IOI0:IDDRIN_MUX[1]
38---IOI1:IFF_DELAY_EN
39-IOI1:PCICE_MUX[0]IOI1:PCICE_MUX[1]-
40----
41---~IOI0:DELAY_COMMON
42---~IOI1:DELAY_COMMON
43----
44----
45----
46----
47---~IOI1:IFF_DELAY[0]
48---IOI0:DELAY_VARIABLE
49---~IOI0:I_DELAY[1]
50---~IOI0:I_DELAY[2]
51---~IOI0:IFF_DELAY[0]
52---~IOI0:I_DELAY[0]
53---~IOI0:IFF_DELAY[1]
54---~IOI1:I_DELAY[0]
55---~IOI1:I_DELAY[1]
56---~IOI1:I_DELAY[2]
57---IOI1:DELAY_VARIABLE
58---~IOI1:IFF_DELAY[1]
+
+
+ + + + + +
IOI0:O2_DDRMUX[0, 0, 37]
IOI1:O2_DDRMUX[0, 0, 2]
O20
ODDRIN21
+
+
+ + + + +
IOI0:TFF1_SRVAL[0, 0, 3]
IOI1:TFF1_SRVAL[0, 0, 36]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF2_SRVAL[0, 0, 5]
IOI1:TFF2_SRVAL[0, 0, 34]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF_INIT[0, 0, 8]
IOI1:TFF_INIT[0, 0, 31]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF_REV_EN[0, 0, 9]
IOI1:TFF_REV_EN[0, 0, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF_SR_EN[0, 0, 10]
IOI1:TFF_SR_EN[0, 0, 29]
Non-inverted[0]
+
+
+
+
+
+
+
+
+ + + + + + + + + + +
IOI0:O1INV[0, 1, 12]
IOI0:O2INV[0, 1, 11]
IOI0:T1INV[0, 0, 12]
IOI0:T2INV[0, 0, 11]
IOI1:O1INV[0, 1, 27]
IOI1:O2INV[0, 1, 28]
IOI1:T1INV[0, 0, 27]
IOI1:T2INV[0, 0, 28]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF_SYNC[0, 0, 13]
IOI1:TFF_SYNC[0, 0, 26]
Non-inverted[0]
+
+
+ + + + + + + + + +
IOI0:TMUX[0, 0, 15][0, 0, 19][0, 0, 14][0, 0, 16]
IOI1:TMUX[0, 0, 24][0, 0, 20][0, 0, 25][0, 0, 23]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+ + + + +
IOI0:TFF1_LATCH[0, 0, 17]
IOI1:TFF1_LATCH[0, 0, 22]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF2_LATCH[0, 0, 18]
IOI1:TFF2_LATCH[0, 0, 21]
Non-inverted[0]
+
+
+ + + + + + +
IOI0:PCICE_MUX[0, 2, 0][0, 1, 0]
IOI1:PCICE_MUX[0, 2, 39][0, 1, 39]
NONE00
OCE01
PCICE10
+
+
+ + + + +
IOI0:OFF1_SRVAL[0, 1, 3]
IOI1:OFF1_SRVAL[0, 1, 36]
Inverted~[0]
+
+
+ + + + + +
IOI0:O1_DDRMUX[0, 1, 35]
IOI1:O1_DDRMUX[0, 1, 4]
O10
ODDRIN11
+
+
+ + + + +
IOI0:OFF2_SRVAL[0, 1, 5]
IOI1:OFF2_SRVAL[0, 1, 34]
Inverted~[0]
+
+
+ + + + +
IOI0:OFF_INIT[0, 1, 8]
IOI1:OFF_INIT[0, 1, 31]
Inverted~[0]
+
+
+ + + + +
IOI0:OFF_REV_EN[0, 1, 9]
IOI1:OFF_REV_EN[0, 1, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF_SR_EN[0, 1, 10]
IOI1:OFF_SR_EN[0, 1, 29]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF_SYNC[0, 1, 13]
IOI1:OFF_SYNC[0, 1, 26]
Non-inverted[0]
+
+
+ + + + + + + + + +
IOI0:OMUX[0, 1, 15][0, 1, 19][0, 1, 14][0, 1, 16]
IOI1:OMUX[0, 1, 24][0, 1, 20][0, 1, 25][0, 1, 23]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+ + + + +
IOI0:OFF1_LATCH[0, 1, 17]
IOI1:OFF1_LATCH[0, 1, 22]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF2_LATCH[0, 1, 18]
IOI1:OFF2_LATCH[0, 1, 21]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF1_SRVAL[0, 2, 3]
IOI1:IFF1_SRVAL[0, 2, 36]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF1_INIT[0, 2, 7]
IOI1:IFF1_INIT[0, 2, 32]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_SYNC[0, 2, 8]
IOI1:IFF_SYNC[0, 2, 31]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_REV_EN[0, 2, 9]
IOI1:IFF_REV_EN[0, 2, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_SR_EN[0, 2, 10]
IOI1:IFF_SR_EN[0, 2, 29]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_LATCH[0, 2, 11]
IOI1:IFF_LATCH[0, 2, 28]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF2_INIT[0, 2, 12]
IOI1:IFF2_INIT[0, 2, 27]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF2_SRVAL[0, 2, 16]
IOI1:IFF2_SRVAL[0, 2, 23]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_DELAY_EN[0, 3, 1]
IOI1:IFF_DELAY_EN[0, 3, 38]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_TSBYPASS_EN[0, 3, 3]
IOI1:IFF_TSBYPASS_EN[0, 3, 36]
Non-inverted[0]
+
+
+ + + + + +
IOI0:TSBYPASS_MUX[0, 3, 4]
IOI1:TSBYPASS_MUX[0, 3, 35]
TMUX0
GND1
+
+
+ + + + +
IOI0:I_TSBYPASS_EN[0, 3, 7]
IOI1:I_TSBYPASS_EN[0, 3, 32]
Non-inverted[0]
+
+
+ + + + + + + +
IOI0:IDDRIN_MUX[0, 3, 21][0, 3, 37][0, 3, 8]
IOI1:IDDRIN_MUX[0, 3, 18][0, 3, 2][0, 3, 30]
NONE000
IFFDMUX001
IDDRIN1010
IDDRIN2100
+
+
+ + + + +
IOI0:I_DELAY_EN[0, 3, 10]
IOI1:I_DELAY_EN[0, 3, 29]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + +
IOI0:ICEINV[0, 3, 14]
IOI0:ICLK1INV[0, 3, 13]
IOI0:ICLK2INV[0, 3, 12]
IOI0:OTCLK1INV[0, 3, 16]
IOI0:OTCLK2INV[0, 3, 15]
IOI0:REVINV[0, 3, 11]
IOI0:TCEINV[0, 3, 17]
IOI1:ICEINV[0, 3, 25]
IOI1:ICLK1INV[0, 3, 26]
IOI1:ICLK2INV[0, 3, 27]
IOI1:OTCLK1INV[0, 3, 23]
IOI1:OTCLK2INV[0, 3, 24]
IOI1:REVINV[0, 3, 28]
IOI1:TCEINV[0, 3, 22]
Inverted~[0]
+
+
+ + + + +
IOI0:DELAY_COMMON[0, 3, 41]
IOI1:DELAY_COMMON[0, 3, 42]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_DELAY[0, 3, 53][0, 3, 51]
IOI1:IFF_DELAY[0, 3, 58][0, 3, 47]
Inverted~[1]~[0]
+
+
+ + + + +
IOI0:DELAY_VARIABLE[0, 3, 48]
IOI1:DELAY_VARIABLE[0, 3, 57]
Non-inverted[0]
+
+
+ + + + +
IOI0:I_DELAY[0, 3, 50][0, 3, 49][0, 3, 52]
IOI1:I_DELAY[0, 3, 56][0, 3, 55][0, 3, 54]
Inverted~[2]~[1]~[0]
+
+
+

IOI.S3ADSP.R

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0-IOI0:PCICE_MUX[0]IOI0:PCICE_MUX[1]-
1---IOI0:IFF_DELAY_EN
2IOI1:O2_DDRMUX--IOI1:IDDRIN_MUX[1]
3~IOI0:TFF1_SRVAL~IOI0:OFF1_SRVAL~IOI0:IFF1_SRVALIOI0:IFF_TSBYPASS_EN
4-IOI1:O1_DDRMUX-IOI0:TSBYPASS_MUX
5~IOI0:TFF2_SRVAL~IOI0:OFF2_SRVAL--
6----
7--~IOI0:IFF1_INITIOI0:I_TSBYPASS_EN
8~IOI0:TFF_INIT~IOI0:OFF_INITIOI0:IFF_SYNCIOI0:IDDRIN_MUX[0]
9IOI0:TFF_REV_ENIOI0:OFF_REV_ENIOI0:IFF_REV_EN-
10IOI0:TFF_SR_ENIOI0:OFF_SR_ENIOI0:IFF_SR_ENIOI0:I_DELAY_EN
11IOI0:T2INVIOI0:O2INVIOI0:IFF_LATCH~IOI0:REVINV
12IOI0:T1INVIOI0:O1INV~IOI0:IFF2_INIT~IOI0:ICLK2INV
13IOI0:TFF_SYNCIOI0:OFF_SYNC-~IOI0:ICLK1INV
14IOI0:TMUX[1]IOI0:OMUX[1]-~IOI0:ICEINV
15IOI0:TMUX[3]IOI0:OMUX[3]-~IOI0:OTCLK2INV
16IOI0:TMUX[0]IOI0:OMUX[0]~IOI0:IFF2_SRVAL~IOI0:OTCLK1INV
17IOI0:TFF1_LATCHIOI0:OFF1_LATCH-~IOI0:TCEINV
18IOI0:TFF2_LATCHIOI0:OFF2_LATCH-IOI1:IDDRIN_MUX[2]
19IOI0:TMUX[2]IOI0:OMUX[2]--
20IOI1:TMUX[2]IOI1:OMUX[2]--
21IOI1:TFF2_LATCHIOI1:OFF2_LATCH-IOI0:IDDRIN_MUX[2]
22IOI1:TFF1_LATCHIOI1:OFF1_LATCH-~IOI1:TCEINV
23IOI1:TMUX[0]IOI1:OMUX[0]~IOI1:IFF2_SRVAL~IOI1:OTCLK1INV
24IOI1:TMUX[3]IOI1:OMUX[3]-~IOI1:OTCLK2INV
25IOI1:TMUX[1]IOI1:OMUX[1]-~IOI1:ICEINV
26IOI1:TFF_SYNCIOI1:OFF_SYNC-~IOI1:ICLK1INV
27IOI1:T1INVIOI1:O1INV~IOI1:IFF2_INIT~IOI1:ICLK2INV
28IOI1:T2INVIOI1:O2INVIOI1:IFF_LATCH~IOI1:REVINV
29IOI1:TFF_SR_ENIOI1:OFF_SR_ENIOI1:IFF_SR_ENIOI1:I_DELAY_EN
30IOI1:TFF_REV_ENIOI1:OFF_REV_ENIOI1:IFF_REV_ENIOI1:IDDRIN_MUX[0]
31~IOI1:TFF_INIT~IOI1:OFF_INITIOI1:IFF_SYNC-
32--~IOI1:IFF1_INITIOI1:I_TSBYPASS_EN
33----
34~IOI1:TFF2_SRVAL~IOI1:OFF2_SRVAL--
35-IOI0:O1_DDRMUX-IOI1:TSBYPASS_MUX
36~IOI1:TFF1_SRVAL~IOI1:OFF1_SRVAL~IOI1:IFF1_SRVALIOI1:IFF_TSBYPASS_EN
37IOI0:O2_DDRMUX--IOI0:IDDRIN_MUX[1]
38---IOI1:IFF_DELAY_EN
39-IOI1:PCICE_MUX[0]IOI1:PCICE_MUX[1]-
40----
41---~IOI0:DELAY_COMMON
42---~IOI1:DELAY_COMMON
43----
44----
45----
46----
47---~IOI1:IFF_DELAY[0]
48---IOI0:DELAY_VARIABLE
49---~IOI0:I_DELAY[1]
50---~IOI0:I_DELAY[2]
51---~IOI0:IFF_DELAY[0]
52---~IOI0:I_DELAY[0]
53---~IOI0:IFF_DELAY[1]
54---~IOI1:I_DELAY[0]
55---~IOI1:I_DELAY[1]
56---~IOI1:I_DELAY[2]
57---IOI1:DELAY_VARIABLE
58---~IOI1:IFF_DELAY[1]
+
+
+ + + + + +
IOI0:O2_DDRMUX[0, 0, 37]
IOI1:O2_DDRMUX[0, 0, 2]
O20
ODDRIN21
+
+
+ + + + +
IOI0:TFF1_SRVAL[0, 0, 3]
IOI1:TFF1_SRVAL[0, 0, 36]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF2_SRVAL[0, 0, 5]
IOI1:TFF2_SRVAL[0, 0, 34]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF_INIT[0, 0, 8]
IOI1:TFF_INIT[0, 0, 31]
Inverted~[0]
+
+
+ + + + +
IOI0:TFF_REV_EN[0, 0, 9]
IOI1:TFF_REV_EN[0, 0, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF_SR_EN[0, 0, 10]
IOI1:TFF_SR_EN[0, 0, 29]
Non-inverted[0]
+
+
+
+
+
+
+
+
+ + + + + + + + + + +
IOI0:O1INV[0, 1, 12]
IOI0:O2INV[0, 1, 11]
IOI0:T1INV[0, 0, 12]
IOI0:T2INV[0, 0, 11]
IOI1:O1INV[0, 1, 27]
IOI1:O2INV[0, 1, 28]
IOI1:T1INV[0, 0, 27]
IOI1:T2INV[0, 0, 28]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF_SYNC[0, 0, 13]
IOI1:TFF_SYNC[0, 0, 26]
Non-inverted[0]
+
+
+ + + + + + + + + +
IOI0:TMUX[0, 0, 15][0, 0, 19][0, 0, 14][0, 0, 16]
IOI1:TMUX[0, 0, 24][0, 0, 20][0, 0, 25][0, 0, 23]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+ + + + +
IOI0:TFF1_LATCH[0, 0, 17]
IOI1:TFF1_LATCH[0, 0, 22]
Non-inverted[0]
+
+
+ + + + +
IOI0:TFF2_LATCH[0, 0, 18]
IOI1:TFF2_LATCH[0, 0, 21]
Non-inverted[0]
+
+
+ + + + + + +
IOI0:PCICE_MUX[0, 2, 0][0, 1, 0]
IOI1:PCICE_MUX[0, 2, 39][0, 1, 39]
NONE00
OCE01
PCICE10
+
+
+ + + + +
IOI0:OFF1_SRVAL[0, 1, 3]
IOI1:OFF1_SRVAL[0, 1, 36]
Inverted~[0]
+
+
+ + + + + +
IOI0:O1_DDRMUX[0, 1, 35]
IOI1:O1_DDRMUX[0, 1, 4]
O10
ODDRIN11
+
+
+ + + + +
IOI0:OFF2_SRVAL[0, 1, 5]
IOI1:OFF2_SRVAL[0, 1, 34]
Inverted~[0]
+
+
+ + + + +
IOI0:OFF_INIT[0, 1, 8]
IOI1:OFF_INIT[0, 1, 31]
Inverted~[0]
+
+
+ + + + +
IOI0:OFF_REV_EN[0, 1, 9]
IOI1:OFF_REV_EN[0, 1, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF_SR_EN[0, 1, 10]
IOI1:OFF_SR_EN[0, 1, 29]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF_SYNC[0, 1, 13]
IOI1:OFF_SYNC[0, 1, 26]
Non-inverted[0]
+
+
+ + + + + + + + + +
IOI0:OMUX[0, 1, 15][0, 1, 19][0, 1, 14][0, 1, 16]
IOI1:OMUX[0, 1, 24][0, 1, 20][0, 1, 25][0, 1, 23]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+ + + + +
IOI0:OFF1_LATCH[0, 1, 17]
IOI1:OFF1_LATCH[0, 1, 22]
Non-inverted[0]
+
+
+ + + + +
IOI0:OFF2_LATCH[0, 1, 18]
IOI1:OFF2_LATCH[0, 1, 21]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF1_SRVAL[0, 2, 3]
IOI1:IFF1_SRVAL[0, 2, 36]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF1_INIT[0, 2, 7]
IOI1:IFF1_INIT[0, 2, 32]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_SYNC[0, 2, 8]
IOI1:IFF_SYNC[0, 2, 31]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_REV_EN[0, 2, 9]
IOI1:IFF_REV_EN[0, 2, 30]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_SR_EN[0, 2, 10]
IOI1:IFF_SR_EN[0, 2, 29]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_LATCH[0, 2, 11]
IOI1:IFF_LATCH[0, 2, 28]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF2_INIT[0, 2, 12]
IOI1:IFF2_INIT[0, 2, 27]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF2_SRVAL[0, 2, 16]
IOI1:IFF2_SRVAL[0, 2, 23]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_DELAY_EN[0, 3, 1]
IOI1:IFF_DELAY_EN[0, 3, 38]
Non-inverted[0]
+
+
+ + + + +
IOI0:IFF_TSBYPASS_EN[0, 3, 3]
IOI1:IFF_TSBYPASS_EN[0, 3, 36]
Non-inverted[0]
+
+
+ + + + + +
IOI0:TSBYPASS_MUX[0, 3, 4]
IOI1:TSBYPASS_MUX[0, 3, 35]
TMUX0
GND1
+
+
+ + + + +
IOI0:I_TSBYPASS_EN[0, 3, 7]
IOI1:I_TSBYPASS_EN[0, 3, 32]
Non-inverted[0]
+
+
+ + + + + + + +
IOI0:IDDRIN_MUX[0, 3, 21][0, 3, 37][0, 3, 8]
IOI1:IDDRIN_MUX[0, 3, 18][0, 3, 2][0, 3, 30]
NONE000
IFFDMUX001
IDDRIN1010
IDDRIN2100
+
+
+ + + + +
IOI0:I_DELAY_EN[0, 3, 10]
IOI1:I_DELAY_EN[0, 3, 29]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + +
IOI0:ICEINV[0, 3, 14]
IOI0:ICLK1INV[0, 3, 13]
IOI0:ICLK2INV[0, 3, 12]
IOI0:OTCLK1INV[0, 3, 16]
IOI0:OTCLK2INV[0, 3, 15]
IOI0:REVINV[0, 3, 11]
IOI0:TCEINV[0, 3, 17]
IOI1:ICEINV[0, 3, 25]
IOI1:ICLK1INV[0, 3, 26]
IOI1:ICLK2INV[0, 3, 27]
IOI1:OTCLK1INV[0, 3, 23]
IOI1:OTCLK2INV[0, 3, 24]
IOI1:REVINV[0, 3, 28]
IOI1:TCEINV[0, 3, 22]
Inverted~[0]
+
+
+ + + + +
IOI0:DELAY_COMMON[0, 3, 41]
IOI1:DELAY_COMMON[0, 3, 42]
Inverted~[0]
+
+
+ + + + +
IOI0:IFF_DELAY[0, 3, 53][0, 3, 51]
IOI1:IFF_DELAY[0, 3, 58][0, 3, 47]
Inverted~[1]~[0]
+
+
+ + + + +
IOI0:DELAY_VARIABLE[0, 3, 48]
IOI1:DELAY_VARIABLE[0, 3, 57]
Non-inverted[0]
+
+
+ + + + +
IOI0:I_DELAY[0, 3, 50][0, 3, 49][0, 3, 52]
IOI1:I_DELAY[0, 3, 56][0, 3, 55][0, 3, 54]
Inverted~[2]~[1]~[0]
+
+
+

IOI.S3ADSP.B

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0-IOI0:PCICE_MUX[0]IOI0:PCICE_MUX[1]-
1---IOI0:IFF_DELAY_EN
2IOI1:O2_DDRMUX--IOI1:IDDRIN_MUX[1]
3~IOI0:TFF1_SRVAL~IOI0:OFF1_SRVAL~IOI0:IFF1_SRVALIOI0:IFF_TSBYPASS_EN
4-IOI1:O1_DDRMUX-IOI0:TSBYPASS_MUX
5~IOI0:TFF2_SRVAL~IOI0:OFF2_SRVAL--
6----
7--~IOI0:IFF1_INITIOI0:I_TSBYPASS_EN
8~IOI0:TFF_INIT~IOI0:OFF_INITIOI0:IFF_SYNCIOI0:IDDRIN_MUX[0]
9IOI0:TFF_REV_ENIOI0:OFF_REV_ENIOI0:IFF_REV_EN-
10IOI0:TFF_SR_ENIOI0:OFF_SR_ENIOI0:IFF_SR_ENIOI0:I_DELAY_EN
11IOI0:T2INVIOI0:O2INVIOI0:IFF_LATCH~IOI0:REVINV
12IOI0:T1INVIOI0:O1INV~IOI0:IFF2_INIT~IOI0:ICLK2INV
13IOI0:TFF_SYNCIOI0:OFF_SYNC-~IOI0:ICLK1INV
14IOI0:TMUX[1]IOI0:OMUX[1]-~IOI0:ICEINV
15IOI0:TMUX[3]IOI0:OMUX[3]-~IOI0:OTCLK2INV
16IOI0:TMUX[0]IOI0:OMUX[0]~IOI0:IFF2_SRVAL~IOI0:OTCLK1INV
17IOI0:TFF1_LATCHIOI0:OFF1_LATCH-~IOI0:TCEINV
18IOI0:TFF2_LATCHIOI0:OFF2_LATCH-IOI1:IDDRIN_MUX[2]
19IOI0:TMUX[2]IOI0:OMUX[2]--
20IOI1:TMUX[2]IOI1:OMUX[2]--
21IOI1:TFF2_LATCHIOI1:OFF2_LATCH-IOI0:IDDRIN_MUX[2]
22IOI1:TFF1_LATCHIOI1:OFF1_LATCH-~IOI1:TCEINV
23IOI1:TMUX[0]IOI1:OMUX[0]~IOI1:IFF2_SRVAL~IOI1:OTCLK1INV
24IOI1:TMUX[3]IOI1:OMUX[3]-~IOI1:OTCLK2INV
25IOI1:TMUX[1]IOI1:OMUX[1]-~IOI1:ICEINV
26IOI1:TFF_SYNCIOI1:OFF_SYNC-~IOI1:ICLK1INV
27IOI1:T1INVIOI1:O1INV~IOI1:IFF2_INIT~IOI1:ICLK2INV
28IOI1:T2INVIOI1:O2INVIOI1:IFF_LATCH~IOI1:REVINV
29IOI1:TFF_SR_ENIOI1:OFF_SR_ENIOI1:IFF_SR_ENIOI1:I_DELAY_EN
30IOI1:TFF_REV_ENIOI1:OFF_REV_ENIOI1:IFF_REV_ENIOI1:IDDRIN_MUX[0]
31~IOI1:TFF_INIT~IOI1:OFF_INITIOI1:IFF_SYNC-
32--~IOI1:IFF1_INITIOI1:I_TSBYPASS_EN
33----
34~IOI1:TFF2_SRVAL~IOI1:OFF2_SRVAL--
35-IOI0:O1_DDRMUX-IOI1:TSBYPASS_MUX
36~IOI1:TFF1_SRVAL~IOI1:OFF1_SRVAL~IOI1:IFF1_SRVALIOI1:IFF_TSBYPASS_EN
37IOI0:O2_DDRMUX--IOI0:IDDRIN_MUX[1]
38---IOI1:IFF_DELAY_EN
39-IOI1:PCICE_MUX[0]IOI1:PCICE_MUX[1]-
40-IOI2:PCICE_MUX[0]IOI2:PCICE_MUX[1]-
41---IOI2:IFF_DELAY_EN
42---IOI2:IDDRIN_MUX[1]
43~IOI2:TFF1_SRVAL~IOI2:OFF1_SRVAL~IOI2:IFF1_SRVALIOI2:IFF_TSBYPASS_EN
44---IOI2:TSBYPASS_MUX
45~IOI2:TFF2_SRVAL~IOI2:OFF2_SRVAL--
46----
47--~IOI2:IFF1_INITIOI2:I_TSBYPASS_EN
48~IOI2:TFF_INIT~IOI2:OFF_INITIOI2:IFF_SYNCIOI2:IDDRIN_MUX[0]
49IOI2:TFF_REV_ENIOI2:OFF_REV_ENIOI2:IFF_REV_EN-
50IOI2:TFF_SR_ENIOI2:OFF_SR_ENIOI2:IFF_SR_ENIOI2:I_DELAY_EN
51IOI2:T2INVIOI2:O2INVIOI2:IFF_LATCH~IOI2:REVINV
52IOI2:T1INVIOI2:O1INV~IOI2:IFF2_INIT~IOI2:ICLK2INV
53IOI2:TFF_SYNCIOI2:OFF_SYNC-~IOI2:ICLK1INV
54IOI2:TMUX[1]IOI2:OMUX[1]-~IOI2:ICEINV
55IOI2:TMUX[3]IOI2:OMUX[3]-~IOI2:OTCLK2INV
56IOI2:TMUX[0]IOI2:OMUX[0]~IOI2:IFF2_SRVAL~IOI2:OTCLK1INV
57IOI2:TFF1_LATCHIOI2:OFF1_LATCH-~IOI2:TCEINV
58IOI2:TFF2_LATCHIOI2:OFF2_LATCH-IOI2:IDDRIN_MUX[2]
59IOI2:TMUX[2]IOI2:OMUX[2]--
+
+
+ + + + + +
IOI0:O2_DDRMUX[0, 0, 37]
IOI1:O2_DDRMUX[0, 0, 2]
O20
ODDRIN21
+
+
+
+ + + + + +
IOI0:TFF1_SRVAL[0, 0, 3]
IOI1:TFF1_SRVAL[0, 0, 36]
IOI2:TFF1_SRVAL[0, 0, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF2_SRVAL[0, 0, 5]
IOI1:TFF2_SRVAL[0, 0, 34]
IOI2:TFF2_SRVAL[0, 0, 45]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF_INIT[0, 0, 8]
IOI1:TFF_INIT[0, 0, 31]
IOI2:TFF_INIT[0, 0, 48]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF_REV_EN[0, 0, 9]
IOI1:TFF_REV_EN[0, 0, 30]
IOI2:TFF_REV_EN[0, 0, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF_SR_EN[0, 0, 10]
IOI1:TFF_SR_EN[0, 0, 29]
IOI2:TFF_SR_EN[0, 0, 50]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + +
IOI0:O1INV[0, 1, 12]
IOI0:O2INV[0, 1, 11]
IOI0:T1INV[0, 0, 12]
IOI0:T2INV[0, 0, 11]
IOI1:O1INV[0, 1, 27]
IOI1:O2INV[0, 1, 28]
IOI1:T1INV[0, 0, 27]
IOI1:T2INV[0, 0, 28]
IOI2:O1INV[0, 1, 52]
IOI2:O2INV[0, 1, 51]
IOI2:T1INV[0, 0, 52]
IOI2:T2INV[0, 0, 51]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF_SYNC[0, 0, 13]
IOI1:TFF_SYNC[0, 0, 26]
IOI2:TFF_SYNC[0, 0, 53]
Non-inverted[0]
+
+
+
+ + + + + + + + + + +
IOI0:TMUX[0, 0, 15][0, 0, 19][0, 0, 14][0, 0, 16]
IOI1:TMUX[0, 0, 24][0, 0, 20][0, 0, 25][0, 0, 23]
IOI2:TMUX[0, 0, 55][0, 0, 59][0, 0, 54][0, 0, 56]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+
+ + + + + +
IOI0:TFF1_LATCH[0, 0, 17]
IOI1:TFF1_LATCH[0, 0, 22]
IOI2:TFF1_LATCH[0, 0, 57]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF2_LATCH[0, 0, 18]
IOI1:TFF2_LATCH[0, 0, 21]
IOI2:TFF2_LATCH[0, 0, 58]
Non-inverted[0]
+
+
+
+ + + + + + + +
IOI0:PCICE_MUX[0, 2, 0][0, 1, 0]
IOI1:PCICE_MUX[0, 2, 39][0, 1, 39]
IOI2:PCICE_MUX[0, 2, 40][0, 1, 40]
NONE00
OCE01
PCICE10
+
+
+
+ + + + + +
IOI0:OFF1_SRVAL[0, 1, 3]
IOI1:OFF1_SRVAL[0, 1, 36]
IOI2:OFF1_SRVAL[0, 1, 43]
Inverted~[0]
+
+
+ + + + + +
IOI0:O1_DDRMUX[0, 1, 35]
IOI1:O1_DDRMUX[0, 1, 4]
O10
ODDRIN11
+
+
+
+ + + + + +
IOI0:OFF2_SRVAL[0, 1, 5]
IOI1:OFF2_SRVAL[0, 1, 34]
IOI2:OFF2_SRVAL[0, 1, 45]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF_INIT[0, 1, 8]
IOI1:OFF_INIT[0, 1, 31]
IOI2:OFF_INIT[0, 1, 48]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF_REV_EN[0, 1, 9]
IOI1:OFF_REV_EN[0, 1, 30]
IOI2:OFF_REV_EN[0, 1, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF_SR_EN[0, 1, 10]
IOI1:OFF_SR_EN[0, 1, 29]
IOI2:OFF_SR_EN[0, 1, 50]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF_SYNC[0, 1, 13]
IOI1:OFF_SYNC[0, 1, 26]
IOI2:OFF_SYNC[0, 1, 53]
Non-inverted[0]
+
+
+
+ + + + + + + + + + +
IOI0:OMUX[0, 1, 15][0, 1, 19][0, 1, 14][0, 1, 16]
IOI1:OMUX[0, 1, 24][0, 1, 20][0, 1, 25][0, 1, 23]
IOI2:OMUX[0, 1, 55][0, 1, 59][0, 1, 54][0, 1, 56]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+
+ + + + + +
IOI0:OFF1_LATCH[0, 1, 17]
IOI1:OFF1_LATCH[0, 1, 22]
IOI2:OFF1_LATCH[0, 1, 57]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF2_LATCH[0, 1, 18]
IOI1:OFF2_LATCH[0, 1, 21]
IOI2:OFF2_LATCH[0, 1, 58]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF1_SRVAL[0, 2, 3]
IOI1:IFF1_SRVAL[0, 2, 36]
IOI2:IFF1_SRVAL[0, 2, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF1_INIT[0, 2, 7]
IOI1:IFF1_INIT[0, 2, 32]
IOI2:IFF1_INIT[0, 2, 47]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF_SYNC[0, 2, 8]
IOI1:IFF_SYNC[0, 2, 31]
IOI2:IFF_SYNC[0, 2, 48]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_REV_EN[0, 2, 9]
IOI1:IFF_REV_EN[0, 2, 30]
IOI2:IFF_REV_EN[0, 2, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_SR_EN[0, 2, 10]
IOI1:IFF_SR_EN[0, 2, 29]
IOI2:IFF_SR_EN[0, 2, 50]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_LATCH[0, 2, 11]
IOI1:IFF_LATCH[0, 2, 28]
IOI2:IFF_LATCH[0, 2, 51]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF2_INIT[0, 2, 12]
IOI1:IFF2_INIT[0, 2, 27]
IOI2:IFF2_INIT[0, 2, 52]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF2_SRVAL[0, 2, 16]
IOI1:IFF2_SRVAL[0, 2, 23]
IOI2:IFF2_SRVAL[0, 2, 56]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF_DELAY_EN[0, 3, 1]
IOI1:IFF_DELAY_EN[0, 3, 38]
IOI2:IFF_DELAY_EN[0, 3, 41]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_TSBYPASS_EN[0, 3, 3]
IOI1:IFF_TSBYPASS_EN[0, 3, 36]
IOI2:IFF_TSBYPASS_EN[0, 3, 43]
Non-inverted[0]
+
+
+
+ + + + + + +
IOI0:TSBYPASS_MUX[0, 3, 4]
IOI1:TSBYPASS_MUX[0, 3, 35]
IOI2:TSBYPASS_MUX[0, 3, 44]
TMUX0
GND1
+
+
+
+ + + + + +
IOI0:I_TSBYPASS_EN[0, 3, 7]
IOI1:I_TSBYPASS_EN[0, 3, 32]
IOI2:I_TSBYPASS_EN[0, 3, 47]
Non-inverted[0]
+
+
+
+ + + + + + + + +
IOI0:IDDRIN_MUX[0, 3, 21][0, 3, 37][0, 3, 8]
IOI1:IDDRIN_MUX[0, 3, 18][0, 3, 2][0, 3, 30]
IOI2:IDDRIN_MUX[0, 3, 58][0, 3, 42][0, 3, 48]
NONE000
IFFDMUX001
IDDRIN1010
IDDRIN2100
+
+
+
+ + + + + +
IOI0:I_DELAY_EN[0, 3, 10]
IOI1:I_DELAY_EN[0, 3, 29]
IOI2:I_DELAY_EN[0, 3, 50]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + + + + + + + + +
IOI0:ICEINV[0, 3, 14]
IOI0:ICLK1INV[0, 3, 13]
IOI0:ICLK2INV[0, 3, 12]
IOI0:OTCLK1INV[0, 3, 16]
IOI0:OTCLK2INV[0, 3, 15]
IOI0:REVINV[0, 3, 11]
IOI0:TCEINV[0, 3, 17]
IOI1:ICEINV[0, 3, 25]
IOI1:ICLK1INV[0, 3, 26]
IOI1:ICLK2INV[0, 3, 27]
IOI1:OTCLK1INV[0, 3, 23]
IOI1:OTCLK2INV[0, 3, 24]
IOI1:REVINV[0, 3, 28]
IOI1:TCEINV[0, 3, 22]
IOI2:ICEINV[0, 3, 54]
IOI2:ICLK1INV[0, 3, 53]
IOI2:ICLK2INV[0, 3, 52]
IOI2:OTCLK1INV[0, 3, 56]
IOI2:OTCLK2INV[0, 3, 55]
IOI2:REVINV[0, 3, 51]
IOI2:TCEINV[0, 3, 57]
Inverted~[0]
+
+
+

IOI.S3ADSP.T

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
RowColumn
0123
0-IOI0:PCICE_MUX[0]IOI0:PCICE_MUX[1]-
1---IOI0:IFF_DELAY_EN
2IOI1:O2_DDRMUX--IOI1:IDDRIN_MUX[1]
3~IOI0:TFF1_SRVAL~IOI0:OFF1_SRVAL~IOI0:IFF1_SRVALIOI0:IFF_TSBYPASS_EN
4-IOI1:O1_DDRMUX-IOI0:TSBYPASS_MUX
5~IOI0:TFF2_SRVAL~IOI0:OFF2_SRVAL--
6----
7--~IOI0:IFF1_INITIOI0:I_TSBYPASS_EN
8~IOI0:TFF_INIT~IOI0:OFF_INITIOI0:IFF_SYNCIOI0:IDDRIN_MUX[0]
9IOI0:TFF_REV_ENIOI0:OFF_REV_ENIOI0:IFF_REV_EN-
10IOI0:TFF_SR_ENIOI0:OFF_SR_ENIOI0:IFF_SR_ENIOI0:I_DELAY_EN
11IOI0:T2INVIOI0:O2INVIOI0:IFF_LATCH~IOI0:REVINV
12IOI0:T1INVIOI0:O1INV~IOI0:IFF2_INIT~IOI0:ICLK2INV
13IOI0:TFF_SYNCIOI0:OFF_SYNC-~IOI0:ICLK1INV
14IOI0:TMUX[1]IOI0:OMUX[1]-~IOI0:ICEINV
15IOI0:TMUX[3]IOI0:OMUX[3]-~IOI0:OTCLK2INV
16IOI0:TMUX[0]IOI0:OMUX[0]~IOI0:IFF2_SRVAL~IOI0:OTCLK1INV
17IOI0:TFF1_LATCHIOI0:OFF1_LATCH-~IOI0:TCEINV
18IOI0:TFF2_LATCHIOI0:OFF2_LATCH-IOI1:IDDRIN_MUX[2]
19IOI0:TMUX[2]IOI0:OMUX[2]--
20IOI1:TMUX[2]IOI1:OMUX[2]--
21IOI1:TFF2_LATCHIOI1:OFF2_LATCH-IOI0:IDDRIN_MUX[2]
22IOI1:TFF1_LATCHIOI1:OFF1_LATCH-~IOI1:TCEINV
23IOI1:TMUX[0]IOI1:OMUX[0]~IOI1:IFF2_SRVAL~IOI1:OTCLK1INV
24IOI1:TMUX[3]IOI1:OMUX[3]-~IOI1:OTCLK2INV
25IOI1:TMUX[1]IOI1:OMUX[1]-~IOI1:ICEINV
26IOI1:TFF_SYNCIOI1:OFF_SYNC-~IOI1:ICLK1INV
27IOI1:T1INVIOI1:O1INV~IOI1:IFF2_INIT~IOI1:ICLK2INV
28IOI1:T2INVIOI1:O2INVIOI1:IFF_LATCH~IOI1:REVINV
29IOI1:TFF_SR_ENIOI1:OFF_SR_ENIOI1:IFF_SR_ENIOI1:I_DELAY_EN
30IOI1:TFF_REV_ENIOI1:OFF_REV_ENIOI1:IFF_REV_ENIOI1:IDDRIN_MUX[0]
31~IOI1:TFF_INIT~IOI1:OFF_INITIOI1:IFF_SYNC-
32--~IOI1:IFF1_INITIOI1:I_TSBYPASS_EN
33----
34~IOI1:TFF2_SRVAL~IOI1:OFF2_SRVAL--
35-IOI0:O1_DDRMUX-IOI1:TSBYPASS_MUX
36~IOI1:TFF1_SRVAL~IOI1:OFF1_SRVAL~IOI1:IFF1_SRVALIOI1:IFF_TSBYPASS_EN
37IOI0:O2_DDRMUX--IOI0:IDDRIN_MUX[1]
38---IOI1:IFF_DELAY_EN
39-IOI1:PCICE_MUX[0]IOI1:PCICE_MUX[1]-
40-IOI2:PCICE_MUX[0]IOI2:PCICE_MUX[1]-
41---IOI2:IFF_DELAY_EN
42---IOI2:IDDRIN_MUX[1]
43~IOI2:TFF1_SRVAL~IOI2:OFF1_SRVAL~IOI2:IFF1_SRVALIOI2:IFF_TSBYPASS_EN
44---IOI2:TSBYPASS_MUX
45~IOI2:TFF2_SRVAL~IOI2:OFF2_SRVAL--
46----
47--~IOI2:IFF1_INITIOI2:I_TSBYPASS_EN
48~IOI2:TFF_INIT~IOI2:OFF_INITIOI2:IFF_SYNCIOI2:IDDRIN_MUX[0]
49IOI2:TFF_REV_ENIOI2:OFF_REV_ENIOI2:IFF_REV_EN-
50IOI2:TFF_SR_ENIOI2:OFF_SR_ENIOI2:IFF_SR_ENIOI2:I_DELAY_EN
51IOI2:T2INVIOI2:O2INVIOI2:IFF_LATCH~IOI2:REVINV
52IOI2:T1INVIOI2:O1INV~IOI2:IFF2_INIT~IOI2:ICLK2INV
53IOI2:TFF_SYNCIOI2:OFF_SYNC-~IOI2:ICLK1INV
54IOI2:TMUX[1]IOI2:OMUX[1]-~IOI2:ICEINV
55IOI2:TMUX[3]IOI2:OMUX[3]-~IOI2:OTCLK2INV
56IOI2:TMUX[0]IOI2:OMUX[0]~IOI2:IFF2_SRVAL~IOI2:OTCLK1INV
57IOI2:TFF1_LATCHIOI2:OFF1_LATCH-~IOI2:TCEINV
58IOI2:TFF2_LATCHIOI2:OFF2_LATCH-IOI2:IDDRIN_MUX[2]
59IOI2:TMUX[2]IOI2:OMUX[2]--
+
+
+ + + + + +
IOI0:O2_DDRMUX[0, 0, 37]
IOI1:O2_DDRMUX[0, 0, 2]
O20
ODDRIN21
+
+
+
+ + + + + +
IOI0:TFF1_SRVAL[0, 0, 3]
IOI1:TFF1_SRVAL[0, 0, 36]
IOI2:TFF1_SRVAL[0, 0, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF2_SRVAL[0, 0, 5]
IOI1:TFF2_SRVAL[0, 0, 34]
IOI2:TFF2_SRVAL[0, 0, 45]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF_INIT[0, 0, 8]
IOI1:TFF_INIT[0, 0, 31]
IOI2:TFF_INIT[0, 0, 48]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:TFF_REV_EN[0, 0, 9]
IOI1:TFF_REV_EN[0, 0, 30]
IOI2:TFF_REV_EN[0, 0, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF_SR_EN[0, 0, 10]
IOI1:TFF_SR_EN[0, 0, 29]
IOI2:TFF_SR_EN[0, 0, 50]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + +
IOI0:O1INV[0, 1, 12]
IOI0:O2INV[0, 1, 11]
IOI0:T1INV[0, 0, 12]
IOI0:T2INV[0, 0, 11]
IOI1:O1INV[0, 1, 27]
IOI1:O2INV[0, 1, 28]
IOI1:T1INV[0, 0, 27]
IOI1:T2INV[0, 0, 28]
IOI2:O1INV[0, 1, 52]
IOI2:O2INV[0, 1, 51]
IOI2:T1INV[0, 0, 52]
IOI2:T2INV[0, 0, 51]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF_SYNC[0, 0, 13]
IOI1:TFF_SYNC[0, 0, 26]
IOI2:TFF_SYNC[0, 0, 53]
Non-inverted[0]
+
+
+
+ + + + + + + + + + +
IOI0:TMUX[0, 0, 15][0, 0, 19][0, 0, 14][0, 0, 16]
IOI1:TMUX[0, 0, 24][0, 0, 20][0, 0, 25][0, 0, 23]
IOI2:TMUX[0, 0, 55][0, 0, 59][0, 0, 54][0, 0, 56]
NONE0000
T10001
T20010
TFF10100
TFF21000
TFFDDR1100
+
+
+
+ + + + + +
IOI0:TFF1_LATCH[0, 0, 17]
IOI1:TFF1_LATCH[0, 0, 22]
IOI2:TFF1_LATCH[0, 0, 57]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:TFF2_LATCH[0, 0, 18]
IOI1:TFF2_LATCH[0, 0, 21]
IOI2:TFF2_LATCH[0, 0, 58]
Non-inverted[0]
+
+
+
+ + + + + + + +
IOI0:PCICE_MUX[0, 2, 0][0, 1, 0]
IOI1:PCICE_MUX[0, 2, 39][0, 1, 39]
IOI2:PCICE_MUX[0, 2, 40][0, 1, 40]
NONE00
OCE01
PCICE10
+
+
+
+ + + + + +
IOI0:OFF1_SRVAL[0, 1, 3]
IOI1:OFF1_SRVAL[0, 1, 36]
IOI2:OFF1_SRVAL[0, 1, 43]
Inverted~[0]
+
+
+ + + + + +
IOI0:O1_DDRMUX[0, 1, 35]
IOI1:O1_DDRMUX[0, 1, 4]
O10
ODDRIN11
+
+
+
+ + + + + +
IOI0:OFF2_SRVAL[0, 1, 5]
IOI1:OFF2_SRVAL[0, 1, 34]
IOI2:OFF2_SRVAL[0, 1, 45]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF_INIT[0, 1, 8]
IOI1:OFF_INIT[0, 1, 31]
IOI2:OFF_INIT[0, 1, 48]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:OFF_REV_EN[0, 1, 9]
IOI1:OFF_REV_EN[0, 1, 30]
IOI2:OFF_REV_EN[0, 1, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF_SR_EN[0, 1, 10]
IOI1:OFF_SR_EN[0, 1, 29]
IOI2:OFF_SR_EN[0, 1, 50]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF_SYNC[0, 1, 13]
IOI1:OFF_SYNC[0, 1, 26]
IOI2:OFF_SYNC[0, 1, 53]
Non-inverted[0]
+
+
+
+ + + + + + + + + + +
IOI0:OMUX[0, 1, 15][0, 1, 19][0, 1, 14][0, 1, 16]
IOI1:OMUX[0, 1, 24][0, 1, 20][0, 1, 25][0, 1, 23]
IOI2:OMUX[0, 1, 55][0, 1, 59][0, 1, 54][0, 1, 56]
NONE0000
O10001
O20010
OFF10100
OFF21000
OFFDDR1100
+
+
+
+ + + + + +
IOI0:OFF1_LATCH[0, 1, 17]
IOI1:OFF1_LATCH[0, 1, 22]
IOI2:OFF1_LATCH[0, 1, 57]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:OFF2_LATCH[0, 1, 18]
IOI1:OFF2_LATCH[0, 1, 21]
IOI2:OFF2_LATCH[0, 1, 58]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF1_SRVAL[0, 2, 3]
IOI1:IFF1_SRVAL[0, 2, 36]
IOI2:IFF1_SRVAL[0, 2, 43]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF1_INIT[0, 2, 7]
IOI1:IFF1_INIT[0, 2, 32]
IOI2:IFF1_INIT[0, 2, 47]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF_SYNC[0, 2, 8]
IOI1:IFF_SYNC[0, 2, 31]
IOI2:IFF_SYNC[0, 2, 48]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_REV_EN[0, 2, 9]
IOI1:IFF_REV_EN[0, 2, 30]
IOI2:IFF_REV_EN[0, 2, 49]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_SR_EN[0, 2, 10]
IOI1:IFF_SR_EN[0, 2, 29]
IOI2:IFF_SR_EN[0, 2, 50]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_LATCH[0, 2, 11]
IOI1:IFF_LATCH[0, 2, 28]
IOI2:IFF_LATCH[0, 2, 51]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF2_INIT[0, 2, 12]
IOI1:IFF2_INIT[0, 2, 27]
IOI2:IFF2_INIT[0, 2, 52]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF2_SRVAL[0, 2, 16]
IOI1:IFF2_SRVAL[0, 2, 23]
IOI2:IFF2_SRVAL[0, 2, 56]
Inverted~[0]
+
+
+
+ + + + + +
IOI0:IFF_DELAY_EN[0, 3, 1]
IOI1:IFF_DELAY_EN[0, 3, 38]
IOI2:IFF_DELAY_EN[0, 3, 41]
Non-inverted[0]
+
+
+
+ + + + + +
IOI0:IFF_TSBYPASS_EN[0, 3, 3]
IOI1:IFF_TSBYPASS_EN[0, 3, 36]
IOI2:IFF_TSBYPASS_EN[0, 3, 43]
Non-inverted[0]
+
+
+
+ + + + + + +
IOI0:TSBYPASS_MUX[0, 3, 4]
IOI1:TSBYPASS_MUX[0, 3, 35]
IOI2:TSBYPASS_MUX[0, 3, 44]
TMUX0
GND1
+
+
+
+ + + + + +
IOI0:I_TSBYPASS_EN[0, 3, 7]
IOI1:I_TSBYPASS_EN[0, 3, 32]
IOI2:I_TSBYPASS_EN[0, 3, 47]
Non-inverted[0]
+
+
+
+ + + + + + + + +
IOI0:IDDRIN_MUX[0, 3, 21][0, 3, 37][0, 3, 8]
IOI1:IDDRIN_MUX[0, 3, 18][0, 3, 2][0, 3, 30]
IOI2:IDDRIN_MUX[0, 3, 58][0, 3, 42][0, 3, 48]
NONE000
IFFDMUX001
IDDRIN1010
IDDRIN2100
+
+
+
+ + + + + +
IOI0:I_DELAY_EN[0, 3, 10]
IOI1:I_DELAY_EN[0, 3, 29]
IOI2:I_DELAY_EN[0, 3, 50]
Non-inverted[0]
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+ + + + + + + + + + + + + + + + + + + + + + + +
IOI0:ICEINV[0, 3, 14]
IOI0:ICLK1INV[0, 3, 13]
IOI0:ICLK2INV[0, 3, 12]
IOI0:OTCLK1INV[0, 3, 16]
IOI0:OTCLK2INV[0, 3, 15]
IOI0:REVINV[0, 3, 11]
IOI0:TCEINV[0, 3, 17]
IOI1:ICEINV[0, 3, 25]
IOI1:ICLK1INV[0, 3, 26]
IOI1:ICLK2INV[0, 3, 27]
IOI1:OTCLK1INV[0, 3, 23]
IOI1:OTCLK2INV[0, 3, 24]
IOI1:REVINV[0, 3, 28]
IOI1:TCEINV[0, 3, 22]
IOI2:ICEINV[0, 3, 54]
IOI2:ICLK1INV[0, 3, 53]
IOI2:ICLK2INV[0, 3, 52]
IOI2:OTCLK1INV[0, 3, 56]
IOI2:OTCLK2INV[0, 3, 55]
IOI2:REVINV[0, 3, 51]
IOI2:TCEINV[0, 3, 57]
Inverted~[0]
+
+
+
+

I/O buffers

+
+

Todo

+

document

+
+
+
+ + +
+