Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Incorporate Deep Memory Hierarchy NVRAM+SSD Code into Main Build #12

Open
melrom opened this issue Mar 8, 2016 · 1 comment
Open

Incorporate Deep Memory Hierarchy NVRAM+SSD Code into Main Build #12

melrom opened this issue Mar 8, 2016 · 1 comment

Comments

@melrom
Copy link
Collaborator

melrom commented Mar 8, 2016

Move Tong's research code on NVRAM and Deep Memory Hierarchies into the build either in beta build or onto the main branch depending on Tong's assessment and comments in time for DataSpaces 1.7.0 release.

Note to @tongjin : Please close this ticket if this has already been done. I am porting from tertius.

@tongjin
Copy link
Collaborator

tongjin commented Mar 8, 2016

I don't think we can do it for our next release. It is not a production
code.

Tong

On Tue, Mar 8, 2016 at 5:23 PM, Melissa [email protected] wrote:

Move Tong's research code on NVRAM and Deep Memory Hierarchies into the
build either in beta build or onto the main branch depending on Tong's
assessment and comments in time for DataSpaces 1.7.0 release.

Note to @tongjin https://github.com/tongjin : Please close this ticket
if this has already been done. I am porting from tertius.


Reply to this email directly or view it on GitHub
https://github.com/melrom/dataspaces/issues/12.

Tong Jin
Ph.D & Research Associate
NSF Center for Cloud and Autonomic Computing (CAC)
Rutgers Discovery Informatics Institute (RDI2)
The Applied Software Systems Laboratory (TASSL)
Department of Electrical and Computer Engineering
Rutgers, the State University of New Jersey, NB
94 Brett Road, Piscataway NJ 08854
Web:https://www.eden.rutgers.edu/~tjin/index.html
Phone: 848 445 8534
Email: [email protected]
Office: CoRE Building Room 632

@tongjin tongjin assigned qiansun and unassigned tongjin Jun 14, 2016
@melrom melrom assigned shaohuaduan and unassigned qiansun Jan 9, 2017
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

4 participants