Trouble setting up & tackling the compilation error. #94
Unanswered
Steven-Vazhappully
asked this question in
Q&A
Replies: 0 comments
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
Hi,
I have used Verilog-A language to model a op-amp in it's behaviour. I had used HSPICE tool from synopsys for the same. I am now trying to use open-source tools like this one.
The code that i used to write earlier always had to have "
include "disciplines.vams" and
include "constants.vams" " in the begining of the document.When i do the same with OPENVAF, it throws errors of the following:
--> /home/svazhappully/Desktop/Verilog_A_Models/resistor.va:3:28
|
3 |
include "disciplines.vams"; | ^ expected 'discipline', 'nature' or 'module' | /----------------------------' 4 | |
include "constants.vams";| --------------------------' skipping to next valid declaration
error: could not compile
resistor.va
due to 1 previous errorsHow to tackle this issue?
Regards,
Steven Vazhappully
Beta Was this translation helpful? Give feedback.
All reactions