{"payload":{"pageCount":6,"repositories":[{"type":"Public","name":"radiance","owner":"ucb-bar","isFork":true,"description":"Rocket Chip Generator","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1118,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-22T08:21:41.495Z"}},{"type":"Public","name":"chipyard","owner":"ucb-bar","isFork":false,"description":"An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more","allTopics":["boom","rocket","rocket-chip","chip-generator","chisel","rtl","peripherals","soc","out-of-order","superscalar","firesim","accelerators","chipyard","hwacha","riscv","risc-v"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":21,"issueCount":173,"starsCount":1573,"forksCount":621,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[3,21,11,23,9,33,17,16,4,17,15,22,32,20,38,16,15,46,18,8,13,5,37,13,18,18,5,4,3,24,36,9,3,13,3,7,6,13,7,16,7,5,6,9,36,82,30,24,21,9,28,7],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-22T05:08:27.071Z"}},{"type":"Public","name":"shuttle","owner":"ucb-bar","isFork":false,"description":"A Rocket-based RISC-V superscalar in-order core","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":26,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-22T05:07:13.207Z"}},{"type":"Public","name":"Baremetal-NN","owner":"ucb-bar","isFork":false,"description":"A tool for converting PyTorch models into raw C codes that can be executed standalone in a baremetal runtime on RISC-V research chips.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":16,"forksCount":1,"license":null,"participation":[0,0,1,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,20,6,0,0,4,0,0,23,55,30,0,0,60,31,14,5,1,0,4,0,20,7,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-22T01:21:28.482Z"}},{"type":"Public","name":"saturn-vectors","owner":"ucb-bar","isFork":false,"description":"Chisel RISC-V Vector 1.0 Implementation","allTopics":["cpu","chisel","vectors","risc-v","microarchitecture","rvv"],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":0,"issueCount":3,"starsCount":35,"forksCount":3,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-21T23:40:09.468Z"}},{"type":"Public","name":"blif-parser","owner":"ucb-bar","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Rust","color":"#dea584"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-21T17:41:20.728Z"}},{"type":"Public","name":"Baremetal-IDE","owner":"ucb-bar","isFork":false,"description":"A submodule of Chipyard <a href=\"https://github.com/ucb-bar/chipyard\">https://github.com/ucb-bar/chipyard</a>","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":1,"issueCount":5,"starsCount":7,"forksCount":5,"license":null,"participation":[0,0,0,0,0,0,0,7,9,13,4,0,4,0,17,7,1,0,0,0,1,0,0,0,0,0,0,0,3,0,0,11,6,34,3,2,21,0,1,0,0,0,0,0,7,0,0,0,0,1,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-21T04:51:52.901Z"}},{"type":"Public","name":"vexiiriscv-tile","owner":"ucb-bar","isFork":false,"description":"Chisel wrapper for the SpinalHDL VexiiRiscv CPU implementation, implementing Chipyard compatibility","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,4],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-21T01:43:17.134Z"}},{"type":"Public","name":"hammer","owner":"ucb-bar","isFork":false,"description":"Hammer: Highly Agile Masks Made Effortlessly from RTL","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":17,"issueCount":203,"starsCount":253,"forksCount":55,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[1,5,4,3,4,1,4,2,3,2,0,3,0,0,0,0,1,0,0,2,3,0,1,2,3,2,0,1,1,0,0,1,0,1,0,0,0,2,0,1,0,0,0,0,0,1,0,0,0,0,1,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-18T17:10:00.214Z"}},{"type":"Public","name":"spike-devices","owner":"ucb-bar","isFork":false,"description":"Collection of device models for spike","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":1,"starsCount":7,"forksCount":5,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,2,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-16T00:45:42.973Z"}},{"type":"Public","name":"chipyard-cs152-sp24","owner":"ucb-bar","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":24,"issueCount":0,"starsCount":3,"forksCount":1,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-13T16:05:33.290Z"}},{"type":"Public","name":"berkeley-hardfloat","owner":"ucb-bar","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":3,"issueCount":17,"starsCount":286,"forksCount":87,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-11T22:19:54.699Z"}},{"type":"Public","name":"Baremetal-BSP","owner":"ucb-bar","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-09T22:46:21.539Z"}},{"type":"Public","name":"hammer-synopsys-plugins","owner":"ucb-bar","isFork":false,"description":"Hammer plugins for synopsys tools","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":3,"starsCount":8,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-09T15:19:25.477Z"}},{"type":"Public","name":"spyke","owner":"ucb-bar","isFork":false,"description":"Spyke, a RISC-V ISA Simulator in Python, for education purpose only, maybe","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":[],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-07T08:37:38.195Z"}},{"type":"Public","name":"riskybird","owner":"ucb-bar","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-06T21:29:53.640Z"}},{"type":"Public","name":"gemmini-rocc-tests","owner":"ucb-bar","isFork":false,"description":"Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":8,"issueCount":6,"starsCount":53,"forksCount":38,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-05T23:01:42.459Z"}},{"type":"Public","name":"IsaacLab","owner":"ucb-bar","isFork":true,"description":"Unified framework for robot learning built on NVIDIA Isaac Sim","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":746,"license":"Other","participation":[3,1,5,8,17,11,8,6,5,9,10,18,30,3,1,7,0,4,2,7,12,6,10,8,10,11,7,8,4,15,6,1,2,2,2,5,6,10,1,18,21,5,4,6,16,9,8,2,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-04T17:10:19.088Z"}},{"type":"Public","name":"pyuartsi","owner":"ucb-bar","isFork":false,"description":"A standalone implementation of the Tethered Serial Interface (TSI) in Python.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-01T00:05:31.057Z"}},{"type":"Public","name":"testchipip","owner":"ucb-bar","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":4,"issueCount":15,"starsCount":80,"forksCount":59,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[1,3,3,4,8,5,0,0,0,0,0,6,14,6,7,5,1,9,11,3,0,1,18,0,2,0,1,2,0,0,1,0,1,3,0,4,5,0,0,3,3,1,7,3,6,4,4,1,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-28T00:55:33.764Z"}},{"type":"Public","name":"constellation","owner":"ucb-bar","isFork":false,"description":"A Chisel RTL generator for network-on-chip interconnects","allTopics":["hardware","chisel","rtl","soc","noc","interconnect","network-on-chip"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":3,"issueCount":21,"starsCount":167,"forksCount":24,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[0,0,0,7,4,0,0,0,0,0,1,2,0,0,2,0,0,0,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0,1,0,1,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-23T03:25:37.107Z"}},{"type":"Public","name":"compress-acc","owner":"ucb-bar","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":1,"issueCount":0,"starsCount":10,"forksCount":1,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,1,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-22T04:33:18.158Z"}},{"type":"Public","name":"dosa","owner":"ucb-bar","isFork":false,"description":"DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":1,"starsCount":13,"forksCount":1,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-22T04:26:32.097Z"}},{"type":"Public archive","name":"chiseltest","owner":"ucb-bar","isFork":false,"description":"The batteries-included testing and formal verification library for Chisel-based RTL designs. ","allTopics":["testing","verification","chisel","formal"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":16,"issueCount":47,"starsCount":220,"forksCount":72,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-19T19:58:58.113Z"}},{"type":"Public","name":"coremark-pro","owner":"ucb-bar","isFork":true,"description":"Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-processor performance of central processing units (CPU) and embedded microcrontrollers (MCU)","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":1,"issueCount":0,"starsCount":1,"forksCount":55,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-17T01:13:46.565Z"}},{"type":"Public","name":"gemmini","owner":"ucb-bar","isFork":false,"description":"Berkeley's Spatial Array Generator","allTopics":["asic","accelerator","dnn"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":12,"issueCount":77,"starsCount":779,"forksCount":160,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-14T22:48:31.814Z"}},{"type":"Public","name":"rerocc","owner":"ucb-bar","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":1,"starsCount":7,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-13T23:47:15.954Z"}},{"type":"Public","name":"riscv-sodor","owner":"ucb-bar","isFork":false,"description":"educational microarchitectures for risc-v isa","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":14,"starsCount":676,"forksCount":154,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-11T22:38:04.379Z"}},{"type":"Public","name":"ibex-wrapper","owner":"ucb-bar","isFork":false,"description":"Wrapper for lowRISC Ibex","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":3,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-11T22:37:19.011Z"}},{"type":"Public","name":"cva6-wrapper","owner":"ucb-bar","isFork":false,"description":"Wrapper for ETH Ariane Core","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":1,"starsCount":20,"forksCount":15,"license":null,"participation":[0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,1,1,0,0,0,0,2,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-11T22:34:12.602Z"}}],"repositoryCount":177,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"ucb-bar repositories"}