Skip to content
@A7med3id10
Ahmed Eid A7med3id10
Electronics and Electrical Communications Engineering Student

Cairo University Cairo, Egypt

@abisop
Abhishek Choithani abisop
From micro-arch to arch

India

@omid2021n
Omid Nasrollahi omid2021n
Passionate about digital design and verification, I’m transitioning into the ASIC/FPGA verification field through self-driven learning and hands-on projects.

Freelancer London

@smoonthsky
smoonthsky smoonthsky
robot sdv

hsq metaverse

@CheeksTheGeek
Chaitanya Sharma CheeksTheGeek
prev at comtech (accenture), rocket science vfx & softchoice

Waterloo, ON, Canada

@stephencoTT
Stephen Co stephencoTT
Principal SoC Eng @ Tenstorrent

Tenstorrent Markham

@Archfx
Aruna | අරුණ Archfx
Assistant Professor | Researcher | Engineer | Automotive Enthusiast

University of Tennessee Chattanooga, TN

@priyankp87
Priyank Panchal priyankp87
A working engineer, a coding enthusiast! Trying to improve my programming everyday.
@ColsonZhang
Shen Zhang ColsonZhang

ShanghaiTech University ShangHai

@wxiaoyao17
wxiaoyao17
Life is short, live it up.
@LinuxJS
Meow LinuxJS
I code in Python. Will work in @vivasoft-ltd

Multiverse

@dirkarnez
Dirk Arnez dirkarnez
Freelance Software Engineer | Composer | Mixer | Multi-instrumentalist

Freelance Hong Kong

@koraykarakurt
Koray Karakurt koraykarakurt
An FPGA engineer with 15 years of experience

ASML Eindhoven

@zhguanw-amd
Guanwen (Henry) Zhong zhguanw-amd
Researcher at AMD Research

AMD Singapore

@RDSik
Dmitry Ryabikov RDSik

Saint Petersburg State University of Telecommunications Saint Petersburg, Russia

@MortezaRezaalipour
Morteza Rezaalipour MortezaRezaalipour
I am pursuing my Ph.D. at Università della Svizzera Italiana (USI).

Lugano, Ticino, Switzerland

@peperodriguez
Pepe Rodríguez peperodriguez
fun = f( &hw, &sw);

TLG Studio EU

@Alexjs483
Alessia Celli Alexjs483
Embedded Software / Firmware Engineer

Randstad Digital Italy Italy

@joaocarvalhosyosil
João Carvalho joaocarvalhosyosil
SyoSil Verification Engineer

SyoSil Høje Taastrup