RTL code coverage hole in CV32E40P lzc #1022
Labels
Component:RTL
For issues in the RTL (e.g. for files in the rtl directory)
WAIVED:CV32E40P
Issue does not impact a major release of CV32E40P and is waived
Component
Component:RTL
Issue Description
The interconnect between the core and the FPU has been designed to handle multiple cores to multiple FPU connections. As the verification has been done with a one-core setup, the LZC used to arbitrate between different core is under-utilized and some part of the code is unreachable in this setup.
As it was too late to implement a different solution in RTL due to long RISC-V ISA Formal Verification runs and requiring to update all waivers files as well, it has been decided to waive those holes in v2.
The text was updated successfully, but these errors were encountered: