From f7a5978a320bdd6648d2b07e8221e326c0240bf7 Mon Sep 17 00:00:00 2001
From: Adam Kondraciuk <adam.kondraciuk@nordicsemi.no>
Date: Thu, 6 Feb 2025 14:02:03 +0100
Subject: [PATCH] [nrf fromlist] snippets: nordic: Add nRF54L09 FLPR

Add nrF54L09 FLPR core support.

Upstream PR #: 85310

Signed-off-by: Adam Kondraciuk <adam.kondraciuk@nordicsemi.no>
---
 snippets/nordic-flpr/snippet.yml              |  3 ++
 .../nordic-flpr/soc/nrf54l09_cpuapp.overlay   | 38 +++++++++++++++++++
 2 files changed, 41 insertions(+)
 create mode 100644 snippets/nordic-flpr/soc/nrf54l09_cpuapp.overlay

diff --git a/snippets/nordic-flpr/snippet.yml b/snippets/nordic-flpr/snippet.yml
index f7578eccaac..1697733b37f 100644
--- a/snippets/nordic-flpr/snippet.yml
+++ b/snippets/nordic-flpr/snippet.yml
@@ -9,3 +9,6 @@ boards:
   /.*/nrf54h20/cpuapp/:
     append:
       EXTRA_DTC_OVERLAY_FILE: soc/nrf54h20_cpuapp.overlay
+  /.*/nrf54l09/cpuapp/:
+    append:
+      EXTRA_DTC_OVERLAY_FILE: soc/nrf54l09_cpuapp.overlay
diff --git a/snippets/nordic-flpr/soc/nrf54l09_cpuapp.overlay b/snippets/nordic-flpr/soc/nrf54l09_cpuapp.overlay
new file mode 100644
index 00000000000..946349c3a88
--- /dev/null
+++ b/snippets/nordic-flpr/soc/nrf54l09_cpuapp.overlay
@@ -0,0 +1,38 @@
+/*
+ * Copyright (c) 2025 Nordic Semiconductor
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/ {
+	soc {
+		reserved-memory {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			cpuflpr_code_partition: image@ee000 {
+				/* FLPR core code partition */
+				reg = <0xee000 DT_SIZE_K(48)>;
+			};
+		};
+
+		cpuflpr_sram_code_data: memory@20023c00 {
+			compatible = "mmio-sram";
+			reg = <0x20023c00 DT_SIZE_K(48)>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges = <0x0 0x20023c00 DT_SIZE_K(48)>;
+		};
+	};
+};
+
+&uart30 {
+	status = "reserved";
+};
+
+&cpuflpr_vpr {
+	execution-memory = <&cpuflpr_sram_code_data>;
+	source-memory = <&cpuflpr_code_partition>;
+};
+
+&cpuapp_vevif_tx {
+	status = "okay";
+};