Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Number of Inverters #66

Open
Mbonea-Mjema opened this issue Feb 22, 2022 · 0 comments
Open

Number of Inverters #66

Mbonea-Mjema opened this issue Feb 22, 2022 · 0 comments

Comments

@Mbonea-Mjema
Copy link

Hello,

I was trying to get the xmg circuit from the verilog file, I noticed that the number of inverters are more than the number I got from the xmgcost command, I tried this with the EPFL benchmarks. I also tried to use xmginv to optimize the number of inverters, but I got the same verilog file in the output as before the inverter optimization.

without the xmginv

    read_aiger $i; ps -a;
    lut_mapping;
    convert --aig_to_mig; ps -m;
    convert --mig_to_xmg; ps -x;
   write_verilog -x $destination_path/${strarr[5]}.v;

with the xmginv

    read_aiger $i; ps -a;
    lut_mapping;
    convert --aig_to_mig; ps -m;
    convert --mig_to_xmg; ps -x;
    xmginv
    write_verilog -x $destination_path/${strarr[5]}.v;
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant