Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 155 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 155 Bytes

Hardware-Designs

RTL Designs along with testbenches to verify them written in Verilog. Icarus Verilog an open source simulator was used for simulations.